While conventional CMOS scaling has not quit yet, alternatives have been continuously investigated for a wide range of applications. We have been fabricating nanoscale vacuum tubes using entirely and exclusively silicon technology. Vacuum is superior to any semiconductor in terms of electron transport, in addition to being immune to all radiations. We have combined the best of vacuum and silicon technology to fabricate surround gate nanoscale vacuum transistors on 8 " wafers with a channel dimension of 50 nm. These vacuum transistors, operating at a drive voltage of only 2 V, which is remarkable for vacuum devices, have the potential for THz electronics and several other applications.
While silicon nanowires have been found to be ideal for a range of applications, the bottom up nanotechnology efforts to date have hindered progress in terms of large scale fabrication. We have developed top down approaches to create silicon nanowires on 8 " wafers and demonstrated their superior performance in BioFETs (field effect transistors) for biosensing, photodetecors and solar cells. This talk will present results to date for these applications. The author thanks Jin-Woo Han, Chang-ki Baek, Kihyun Kim and Taiuk Rim for their contributions.
Meyya Meyyappan, "Nanoscale vacuum electronics and large-scale silicon nanowire array fabrication for various applications (Conference Presentation)," Proc. SPIE 10540, Quantum Sensing and Nano Electronics and Photonics XV, 1054008 (Presented at SPIE OPTO: January 28, 2018; Published: 14 March 2018); https://doi.org/10.1117/12.2297140.5751530980001.
Conference Presentations are recordings of oral presentations given at SPIE conferences and published as part of the conference proceedings. They include the speaker's narration along with a video recording of the presentation slides and animations. Many conference presentations also include full-text papers. Search and browse our growing collection of more than 14,000 conference presentations, including many plenary and keynote presentations.