Technologies for pattern fabrication using imprint process are being developed for various devices. Nanoimpirnt lithography (NIL) is an attractive and promising candidate for its pattern fidelity toward finer device fabrication without using double patterning. Layout and process dependent hotspots become a significant issue for application in smaller pattern size device and, design for manufacturing (DFM) flow comprising imprint process has to be prepared. Focusing on resist drop arrangement method as a process margin expansion knob, simulated non-fill defect is compared with experimental result. Finally, drop arrangement-related hot-spot extraction/modification flow utilizing total NIL simulation is proposed.
Sachiko Kobayashi, Kyoji Yamashita, Hirotaka Tsuda, Kazuhiro Washida, Motofumi Komori, Ji-Young Im, Takuya Kono, and Tetsuro Nakasugi, "Design for nanoimprint lithography: hot spot modification through total NIL process simulation," Proc. SPIE 10584, Novel Patterning Technologies 2018, 105840R (Presented at SPIE Advanced Lithography: February 28, 2018; Published: 19 March 2018); https://doi.org/10.1117/12.2297361.
Conference Presentations are recordings of oral presentations given at SPIE conferences and published as part of the proceedings. They include the speaker's narration with video of the slides and animations. Most include full-text papers. Interactive, searchable transcripts and closed captioning are now available for 2018 presentations, with transcripts for prior recordings added daily.
Search our growing collection of more than 16,000 conference presentations, including many plenaries and keynotes.