Via failure has always been a significant yield detractor caused by random and systematic defects. Introducing redundant vias or via bars into the design can alleviate the problem significantly  and has, therefore, become a standard DFM procedure . Applying rule-based via bar insertion to convert millions of via squares to via bar rectangles, in all possible places where enough room could be predicted, is an efficient methodology to maximize the redundancy rate. However, inserting via bars can result in lithography hotspots. A Pattern Manufacturability (PATMAN) model is proposed, to maximize the Redundant Via Insertion (RVI) rate in a reasonable runtime, while insuring lithography friendly insertion based on the accumulated DFM learnings during the yield ramp.
Ahmed Mounir Elsemary, Moutaz Fakhry, Janam Bakshi, Nishant Shah, Mohamed Ismail, Fadi Batarseh, Uwe Paul Schroeder, Ahmed Mohyeldin, and Jason Cain, "Litho friendly via insertion with in-design auto-fix flow using machine learning," Proc. SPIE 10588, Design-Process-Technology Co-optimization for Manufacturability XII, 105880F (Presented at SPIE Advanced Lithography: March 01, 2018; Published: 4 April 2018); https://doi.org/10.1117/12.2297499.
Conference Presentations are recordings of oral presentations given at SPIE conferences and published as part of the proceedings. They include the speaker's narration with video of the slides and animations. Most include full-text papers. Interactive, searchable transcripts and closed captioning are now available for 2018 presentations, with transcripts for prior recordings added daily.
Search our growing collection of more than 16,000 conference presentations, including many plenaries and keynotes.