Embedded systems are dependent on low-power, miniaturized instrumentation. Comparator circuits are
common elements in applications for digital threshold detection. A multi-level, memory-based logic approach is in
development that offers potential benefits in power usage and size with respect to traditional binary logic systems.
Basic 4-bit operations with CMOS gates and comparators are chosen to compare circuit implementations of binary
structures and quaternary equivalents. Circuit layouts and functional operation are presented. In particular, power
characteristics and transistor count are examined. The potential for improved embedded systems based on the multilevel,
memory-based logic is discussed.
Shirly M. Damti, Steve E. Watkins, and R. Joe Stanley, "Comparison of binary and multi-level logic electronics for embedded systems," Proc. SPIE 9801, Industrial and Commercial Applications of Smart Structures Technologies 2016, 98010L (Presented at SPIE Smart Structures and Materials + Nondestructive Evaluation and Health Monitoring: March 22, 2016; Published: 16 April 2016); https://doi.org/10.1117/12.2219374.
Conference Presentations are recordings of oral presentations given at SPIE conferences and published as part of the proceedings. They include the speaker's narration with video of the slides and animations. Most include full-text papers. Interactive, searchable transcripts and closed captioning are now available for 2018 presentations, with transcripts for prior recordings added daily.
Search our growing collection of more than 16,000 conference presentations, including many plenaries and keynotes.