From Event: SPIE Organic Photonics + Electronics, 2016
Device fabrication based on top-down approach will reach its limit due to difficulties in patterning and processes below 10 nm node. The bottom-up approach using self-assembled materials and processes can be a viable candidate for further device scaling, but the fabrication processes are mostly not compatible with current device fabrication. In this presentation, device fabrication strategy for next-generation data-storage devices will be discussed in detail based on self-assembled materials and processes. The emphasis is placed on compatibility with current device fabrication strategies. Ordered array of various materials and systems based on bottom-up nanotechnology can be utilized as the charge storage layer for memory devices and the templates for nanoscale device fabrication. Novel device applications, for example, printed/flexible/transparent electronic devices, will be explored based on the self-assembly processes.
Jang-Sik Lee, "Memory devices based on self-assembled materials and processes
(Conference Presentation)," Proc. SPIE 9945, Printed Memory and Circuits II, 994505 (Presented at SPIE Organic Photonics + Electronics: September 01, 2016; Published: 7 November 2016); https://doi.org/10.1117/12.2238596.5169177904001.
Conference Presentations are recordings of oral presentations given at SPIE conferences and published as part of the conference proceedings. They include the speaker's narration along with a video recording of the presentation slides and animations. Many conference presentations also include full-text papers. Search and browse our growing collection of more than 14,000 conference presentations, including many plenary and keynote presentations.