PROCEEDINGS VOLUME 5309
ELECTRONIC IMAGING 2004 | 18-22 JANUARY 2004
Embedded Processors for Multimedia and Communications
IN THIS VOLUME

0 Sessions, 15 Papers, 0 Presentations
ELECTRONIC IMAGING 2004
18-22 January 2004
San Jose, California, United States
Architectures
Proc. SPIE 5309, Code compression for VLIW embedded processors, 0000 (19 April 2004); doi: 10.1117/12.524755
Proc. SPIE 5309, Design and implementation of a fully programmable MPEG-2 transport demultiplexer for an STB application on DM642, 0000 (19 April 2004); doi: 10.1117/12.525611
Proc. SPIE 5309, Programmable inner-product enhanced associative processor array, 0000 (19 April 2004); doi: 10.1117/12.530897
Proc. SPIE 5309, A low-power VLSI implementation for variable length decoder in MPEG-1 Layer III, 0000 (19 April 2004); doi: 10.1117/12.532990
Emerging Standards
Proc. SPIE 5309, Low-power high-performance 2D transform coprocessor for H.264 video compression standard, 0000 (19 April 2004); doi: 10.1117/12.527227
Proc. SPIE 5309, DSP platform-based JPEG2000 encoder with fast EBCOT algorithm, 0000 (19 April 2004); doi: 10.1117/12.533442
Scalable Architectures
Proc. SPIE 5309, On the design of multimedia software and future system architectures, 0000 (19 April 2004); doi: 10.1117/12.532564
Proc. SPIE 5309, Scalable transform accelerator for multimedia communications, 0000 (19 April 2004); doi: 10.1117/12.525681
Proc. SPIE 5309, Combining the quantized color instruction set and loop unrolling on portable video processing systems, 0000 (19 April 2004); doi: 10.1117/12.527107
Embedded Systems
Proc. SPIE 5309, Graphics hardware for gradient-based motion estimation, 0000 (19 April 2004); doi: 10.1117/12.526742
Proc. SPIE 5309, Video processing on a flexible heterogeneous architecture, 0000 (19 April 2004); doi: 10.1117/12.527223
Proc. SPIE 5309, Reconfigurable hardware/software cosimulation platform for media processor, 0000 (19 April 2004); doi: 10.1117/12.527231
Proc. SPIE 5309, Web surveillance system using platform-based design, 0000 (19 April 2004); doi: 10.1117/12.533220
Proc. SPIE 5309, Novel kind of DSP design method based on IP core, 0000 (19 April 2004); doi: 10.1117/12.526060
Poster Session
Proc. SPIE 5309, Compiler support for reducing the complexity of register file in media processors, 0000 (19 April 2004); doi: 10.1117/12.526526
Back to Top