8 December 1977 Microprocessor Arrays For Parallel Pattern Recognition
Author Affiliations +
Abstract
The pricing structure of the new "third generation" microprocessors has made multiprocessing economically attractive. Nevertheless, changes are necessary in the classical Von Neuman hierarchy of computer elements in order to implement a parallel CPU (central processing unit) concept. Therefore, an innovative technique is explored in this report that utilizes truly parallel processors in handling arrays of data. The technique uses processors which perform identical operations on different data to multiply computing speed. In this configuration, there is no theoretical upper limit to the number of processors used. An application of an array processor to pictorial pattern recognition is examined. In this example, 108 inexpensive microprocessors are utilized in an array to obtain an equivalent computing speed of 420 MIPS (million instructions per second). The hardware configuration, timing considerations, and software requirements are also presented.
© (1977) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Harvey R. Seliner, Harvey R. Seliner, } "Microprocessor Arrays For Parallel Pattern Recognition", Proc. SPIE 0119, Applications of Digital Image Processing, (8 December 1977); doi: 10.1117/12.955715; https://doi.org/10.1117/12.955715
PROCEEDINGS
10 PAGES


SHARE
RELATED CONTENT

Morphological Cellular Logic Image Processor Architectures
Proceedings of SPIE (January 09 1984)
Multiprocessor Architectures for Automated Inspection Systems
Proceedings of SPIE (December 19 1985)
Cellular Logic On 3X3 Convolution Hardware
Proceedings of SPIE (October 26 1983)
A Digital Optical Processing System
Proceedings of SPIE (April 15 1983)
Optical Logic Array Processor
Proceedings of SPIE (April 15 1983)

Back to Top