8 December 1978 SIGNAL PROCESSING WITH BIT-SERIAL WORD-PARALLEL ARCHITECTURES
Author Affiliations +
Abstract
The incremental cost per unit of performance of a variety of flexible system functions has been sharply reduced through the application of a high degree of functional parallelism with serialized arithmetic. (Functional parallelism as used here is the parallel use of an array of high density, low cost, lower performance devices to obtain a high performance function.) System functions, such as fast Fourier transformers, digital filters, graphics function generators, and matrix computational arrays have all been reduced to a form which is highly channelized in this manner. Such computationally intensive digital signal processors employing novel computational means are shown to promise a reduction in size, weight, and power by an order of magnitude over conventional techniques. Several examples of modular functional processors are presented for which the algorithmic formulation, architectural configuration, and prototype implementation are described.
© (1978) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Noble R. Powell, John M. Irwin, "SIGNAL PROCESSING WITH BIT-SERIAL WORD-PARALLEL ARCHITECTURES", Proc. SPIE 0154, Real-Time Signal Processing I, (8 December 1978); doi: 10.1117/12.938243; https://doi.org/10.1117/12.938243
PROCEEDINGS
7 PAGES


SHARE
RELATED CONTENT


Back to Top