7 May 1980 On Focal Plane Charge-Coupled Device (CCD) Signal Processing Circuits
Author Affiliations +
Proceedings Volume 0217, Advances in Focal Plane Technology; (1980) https://doi.org/10.1117/12.958476
Event: 1980 Los Angeles Technical Symposium, 1980, Los Angeles, United States
On Chip CCD Signal Processing Circuits are presented which enhance Focal Plane performance in scanned imaging systems. A Charge Input Mode Programmable Signal CHIMPS Compressor increases dynamic range by providing programmable signal amplitude compression at the detector. Compression breakpoint and ratio are determined by clocking waveforms. A CCD Multiplier provides Automatic Responsivity Control ARC to reduce TDI column to column responsivity non-uniformities. A GAMMA - APERTURE circuit provides two functions: (1) high frequency boost to compensate for losses due to scanning of detector apertures, and (2) a scene processing gamma function which attenuates high level, low frequency signals. This circuit provides increased useable dynamic range when observing scene detail contained in large scene areas which have large differences in amplitude.
© (1980) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
W. E. Jensen, "On Focal Plane Charge-Coupled Device (CCD) Signal Processing Circuits", Proc. SPIE 0217, Advances in Focal Plane Technology, (7 May 1980); doi: 10.1117/12.958476; https://doi.org/10.1117/12.958476


A 32x32 pixel focal plane array ladar system using chirped...
Proceedings of SPIE (September 13 2004)
Hybrid Focal-Plane Array Development
Proceedings of SPIE (August 06 1980)
Analog Array Processing Of PtSi Focal Plane Imagery
Proceedings of SPIE (December 11 1985)
CCD operation using the high-speed imager test station
Proceedings of SPIE (January 01 1993)
Signal Processing For Staring Infrared Images
Proceedings of SPIE (December 07 1981)

Back to Top