Translator Disclaimer
30 July 1982 Digital Pipelined Hardware Median Filter Design For Real-Time Image Processing
Author Affiliations +
Abstract
A hardware median filter is described which is designed to filter imagery at a real-time rate of 10X106 pixels/second. The data is windowed with line buffers, and propagates through n pipe lined stages where n is the number of bits in a pixel. The algorithm described is a form of the radix method of Atamanl modified to reduce the decisionmaking at each stage. Each stage is nearly identical thus making the filter very structured and modular. The filter can be implemented with available logic components and would be useful as a preprocessor in a pattern recognition system.
© (1982) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Dennis J. Delman "Digital Pipelined Hardware Median Filter Design For Real-Time Image Processing", Proc. SPIE 0298, Real-Time Signal Processing IV, (30 July 1982); https://doi.org/10.1117/12.932528
PROCEEDINGS
5 PAGES


SHARE
Advertisement
Advertisement
Back to Top