30 July 1982 Systolic Array Processor Implementation
Author Affiliations +
Abstract
A combination of systolic array processing techniques and VLSI fabrication promises to increase signal-processing capabilities by a factor of 100 or more. To achieve a timely marriage of algorithms and hardware, both must be developed concurrently. This article describes the hardware for a programmable, reconfigurable systolic array testbed, implemented with presently available integrated circuits and capable of 32-bit floating-point arithmetic. While this hardware presently requires a small printed circuit board for each processing element, in a few years one or two custom VLSI chips could be used instead, yielding a smaller, faster systolic array processor. This testbed will aid in the evaluation of the many parameters which will have to be optimized in order to design these custom chips.
© (1982) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
J. J. Symanski, "Systolic Array Processor Implementation", Proc. SPIE 0298, Real-Time Signal Processing IV, (30 July 1982); doi: 10.1117/12.932508; https://doi.org/10.1117/12.932508
PROCEEDINGS
6 PAGES


SHARE
RELATED CONTENT

Progress On A Systolic Processor Implementation
Proceedings of SPIE (December 28 1982)
On-line arithmetic for recurrence problems
Proceedings of SPIE (December 01 1991)
Arithmetic Frequency Synthesis Using A Systolic Array
Proceedings of SPIE (January 04 1986)
Malleable architecture generator for FPGA computing
Proceedings of SPIE (October 21 1996)
NOSC Advanced Systolic Array Processor (ASAP)
Proceedings of SPIE (November 25 1987)

Back to Top