Translator Disclaimer
23 July 1982 Programmable Image Processing Element
Author Affiliations +
The algorithmic solution to many image-processing problems frequently uses sums of products where each multiplicand is an input sample (pixel) and each multiplier is a stored coefficient. This paper presents a large-scale integrated circuit (LSIC) implementation that provides accumulation of nine products and discusses its evolution from design through application 'A read-only memory (ROM) accumulate algorithm is used to perform the multiplications and is the key to one-chip implementation. The ROM function is actually implemented with erasable programmable ROM (EPROM) to allow reprogramming of the circuit to a variety of different functions. A real-time brassboard is being constructed to demonstrate four different image-processing operations on TV images.
© (1982) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
W. L. Eversole, J. F. Salzman, F. V. Taylor, and W. L. Harland "Programmable Image Processing Element", Proc. SPIE 0301, Design of Digital Image Processing Systems, (23 July 1982);


Network video transmission system based on SOPC
Proceedings of SPIE (November 27 2007)
Pixels to objects: a generic vision front-end
Proceedings of SPIE (March 13 2005)
Real-Time Focal-Plane Array Image Processor
Proceedings of SPIE (January 31 1990)
A Conditional Replenishment Hadamard Video Compressor
Proceedings of SPIE (December 07 1977)

Back to Top