7 November 1983 VLSI Lithography Using Canon 1:1 Wafer Stepper
Author Affiliations +
Abstract
Although wafer stepper technology seems to be the general trend in fabrication of VLSI circuits, the semiconductor industry is still evaluating the relative merits of 1X, 5X and 10X magnification. Field-proven early model reduction steppers are now being challenged by new lower-cost 1:1 steppers with comparable specifications, such as the Canon FPA-112FA. The present study takes a close look at the Canon FPA-112FA 1:1 wafer stepper as a production viable VLSI tool. Results obtained in processing a 2-poly NMOS process (1.7 micron minimum space) are presented.
© (1983) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Venkat Nagaswami, Venkat Nagaswami, Gail Ungemach, Gail Ungemach, Wayne Hsueh, Wayne Hsueh, Murray Trudel, Murray Trudel, } "VLSI Lithography Using Canon 1:1 Wafer Stepper", Proc. SPIE 0394, Optical Microlithography II: Technology for the 1980s, (7 November 1983); doi: 10.1117/12.935127; https://doi.org/10.1117/12.935127
PROCEEDINGS
8 PAGES


SHARE
RELATED CONTENT

Three-aspherical-mirror system for EUV lithography
Proceedings of SPIE (June 04 1998)
Advanced X-Ray Alignment System
Proceedings of SPIE (June 29 1986)
A New Step By Step Aligner For Very Large Scale...
Proceedings of SPIE (September 04 1980)
Design of imaging system for EUVL
Proceedings of SPIE (October 31 1997)

Back to Top