28 November 1983 A One Gigaflop VLSI Systolic Processor
Author Affiliations +
Inexpensive, efficient VLSI circuits combined with a highly parallel systolic architecture will allow the construction of one gigaflop linear algebra processors for signal processing. This paper presents some results in increasing the efficiency of such processors to 100%.
© (1983) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
John H. Avila, Philip J. Kuekes, "A One Gigaflop VLSI Systolic Processor", Proc. SPIE 0431, Real-Time Signal Processing VI, (28 November 1983); doi: 10.1117/12.936454; https://doi.org/10.1117/12.936454


Modified Faddeev Algorithm For Matrix Manipulation
Proceedings of SPIE (November 28 1984)
High-speed custom VLSI DSP systems
Proceedings of SPIE (June 07 1996)
Comparison Between Two Kinds Of Digital Signal Processor
Proceedings of SPIE (January 01 1987)
Recursive Least-Squares Minimization Using A Systolic Array
Proceedings of SPIE (November 28 1983)
A One Third Gigaflop Systolic Adaptive Beamformer
Proceedings of SPIE (January 04 1986)

Back to Top