Translator Disclaimer
28 November 1983 A One Gigaflop VLSI Systolic Processor
Author Affiliations +
Abstract
Inexpensive, efficient VLSI circuits combined with a highly parallel systolic architecture will allow the construction of one gigaflop linear algebra processors for signal processing. This paper presents some results in increasing the efficiency of such processors to 100%.
© (1983) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
John H. Avila and Philip J. Kuekes "A One Gigaflop VLSI Systolic Processor", Proc. SPIE 0431, Real-Time Signal Processing VI, (28 November 1983); https://doi.org/10.1117/12.936454
PROCEEDINGS
7 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

Modified Faddeev Algorithm For Matrix Manipulation
Proceedings of SPIE (November 28 1984)
Progress On A Systolic Processor Implementation
Proceedings of SPIE (December 28 1982)
Two-Dimensional Adaptive Beamforming Techniques
Proceedings of SPIE (December 06 1989)
New inner product algorithm of the two-dimensional DCT
Proceedings of SPIE (April 17 1995)
Recursive Least-Squares Minimization Using A Systolic Array
Proceedings of SPIE (November 28 1983)

Back to Top