28 November 1983 Decomposition Of Recursive Filters For Linear Systolic Arrays
Author Affiliations +
Special-purpose hardware has previously been proposed for recursive filter computations. In some cases the hardware capacity may not match the filter order, requiring the problem to be partitioned. Tradeoffs between hardware design, hardware dimensions and partitioning methods will be discussed.
© (1983) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Don E. Heller, Don E. Heller, } "Decomposition Of Recursive Filters For Linear Systolic Arrays", Proc. SPIE 0431, Real-Time Signal Processing VI, (28 November 1983); doi: 10.1117/12.936440; https://doi.org/10.1117/12.936440


Implementation Of Real-Time Digital Signal Processing Systems
Proceedings of SPIE (December 07 1978)
High-Speed VLSI Digital Filtering
Proceedings of SPIE (May 16 1989)
Comparison Between Two Kinds Of Digital Signal Processor
Proceedings of SPIE (December 31 1986)
FPGA design of MOMS-based sampling rate converters
Proceedings of SPIE (April 02 2008)
Audio Frequency Dsp Laboratory On A Chip - TMS32010
Proceedings of SPIE (December 31 1986)

Back to Top