28 November 1983 Time Integrating Digital Correlator
Author Affiliations +
Abstract
This paper introduces "Interlaced Counter Propagating (ICP) Systolic Array", a new architecture for high speed systolic digital correlator operation. The interlaced arrangement of Multiply/Accumulate Units (MAUs) allow the processor to achieve 100% efficiency in MAU usage without need for complicated clocking scheme. It also shows a pipelined multiply and accumulate hardware combined with ICP architecture which allows the throughput to exceed the one with an array of conventional MAUs.
© (1983) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Poohsan N. Tamura, Poohsan N. Tamura, Paul R. Haugen, Paul R. Haugen, B. Keith Betz, B. Keith Betz, } "Time Integrating Digital Correlator", Proc. SPIE 0431, Real-Time Signal Processing VI, (28 November 1983); doi: 10.1117/12.936450; https://doi.org/10.1117/12.936450
PROCEEDINGS
6 PAGES


SHARE
RELATED CONTENT

Low-power optical correlator for sonar range finding
Proceedings of SPIE (January 31 1991)
Biologically motivated analog-to-digital conversion
Proceedings of SPIE (December 29 2003)
Real Time Space Integrating Optical Ambiguity Processor
Proceedings of SPIE (December 27 1982)
High-resolution correlation
Proceedings of SPIE (September 20 2007)

Back to Top