VLSI Processor Array For Adaptive Radar Applications

S. Shankar Narayan; J. G. Nash; G. R. Nudd

doi:10.1117/12.936451

28 November 1983 VLSI Processor Array For Adaptive Radar Applications

S. Shankar Narayan, J. G. Nash, G. R. Nudd

Proceedings Volume 0431, Real-Time Signal Processing VI; (1983) https://doi.org/10.1117/12.936451
Event: 27th Annual Technical Symposium, 1983, San Diego, United States

Abstract

A VLSI Multiplication Oriented Processor (MOP) element has been designed for use in array-based 1-D and 2-D modern digital radar applications. We describe how this chip can be used to provide extremely high throughput rates for problems such as beam forming, adaptive Doppler filtering, and high resolution direction finding.

Citation Download Citation

S. Shankar Narayan, J. G. Nash, and G. R. Nudd "VLSI Processor Array For Adaptive Radar Applications", Proc. SPIE 0431, Real-Time Signal Processing VI, (28 November 1983); https://doi.org/10.1117/12.936451

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available