4 January 1986 Extending the CMU Warp Machine with a Boundary Processor
Author Affiliations +
Abstract
A high-performance systolic array computer called Warp has been designed by CMU and is currently under construction. The full scale machine has a systolic array of 10 or more linearly connected cells, each of which is a programmable processor capable of performing 10 million floating-point operations per second (10 MFLOPS). By the end of 1985 the first full scale machine will be operational. Low-level vision processing for robots and autonomous vehicles are among the first applications of the machine. This paper describes a new boundary processor to be attached to an end of the linear systolic array in Warp. Extending Warp with this boundary processor will substantially enhance the performance and applicability of the machine. The extended machine will be efficient for new application areas such as solution of linear systems of equations and adaptive signal processing.
© (1986) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
M. Annaratone, M. Annaratone, E. Arnould, E. Arnould, P. K. Hsiung, P. K. Hsiung, H. T. Kung, H. T. Kung, } "Extending the CMU Warp Machine with a Boundary Processor", Proc. SPIE 0564, Real-Time Signal Processing VIII, (4 January 1986); doi: 10.1117/12.949704; https://doi.org/10.1117/12.949704
PROCEEDINGS
10 PAGES


SHARE
RELATED CONTENT


Back to Top