11 December 1985 Analog Array Processing Of PtSi Focal Plane Imagery
Author Affiliations +
Abstract
A novel, fully programmable, parallel-architecture, analog array processor will be described which can meet the high throughput requirements of real-time image processing systems. This architecture, when implemented with charge coupled device technology, can be interfaced directly with a PtSi sensor array to provide the capability of fabricating a compact, high-throughput module which has application in a wide variety of areas in tracking, guidance and position sensing.
© (1985) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
D. R. Lamb, D. R. Lamb, J. D. Joseph, J. D. Joseph, B. R. Hanzal, B. R. Hanzal, } "Analog Array Processing Of PtSi Focal Plane Imagery", Proc. SPIE 0570, Solid-State Imaging Arrays, (11 December 1985); doi: 10.1117/12.950339; https://doi.org/10.1117/12.950339
PROCEEDINGS
7 PAGES


SHARE
RELATED CONTENT

IRET - A CCD Focal Plane Image Processor Chip
Proceedings of SPIE (October 11 1989)
CCD Focal Plane Array Analog Image Processor
Proceedings of SPIE (December 16 1989)
CCD Architectures For Focal-Plane Image Processing
Proceedings of SPIE (October 11 1989)
Analog Image Storage Using Charge-Coupled Devices
Proceedings of SPIE (December 12 1979)
Novel CCD Image Processor For Z-Plane Architecture
Proceedings of SPIE (September 13 1989)
CCD Architectures For Focal-Plane Image Processing
Proceedings of SPIE (May 23 1989)

Back to Top