13 February 1986 Integrated Optical Pipeline Processor
Author Affiliations +
Proceedings Volume 0634, Optical and Hybrid Computing; (1986) https://doi.org/10.1117/12.964027
Event: Optical and Hybrid Computing, 1986, Leesburg, United States
Abstract
A pipelined processor is characterized by the use of multiple processors, each programmed to perform a specific part of an overall computing task. The task is typically broken down into segments that are conveniently performed as a unit, but which must be completed before the next segment is started. Such computational units, placed sequentially so as to perform the computing task, comprise the pipeline. Data and input parameters are provided to each computing unit as needed, externally from the system memory or internally from the preceding unit. To help control the flow of data and results, the pipeline is often run synchronously, with one output from each unit occurring each i time units. Units which complete their tasks in less time must wait for the other units to finish. This favors the use of systolic pipelines, as proposed by Kungl.
© (1986) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
R. P. Kenan, R. P. Kenan, C. M. Verber, C. M. Verber, } "Integrated Optical Pipeline Processor", Proc. SPIE 0634, Optical and Hybrid Computing, (13 February 1986); doi: 10.1117/12.964027; https://doi.org/10.1117/12.964027
PROCEEDINGS
16 PAGES


SHARE
Back to Top