23 March 1986 Architecture Of The Systolic Linear Algebra Parallel Processor (SLAPP)
Author Affiliations +
Abstract
This paper will present preliminary concepts for the design of a systolic array of processors specifically aimed at efficient implementation of a core set of matrix operations consisting of matrix multiplication, QRD, SVD and generalized SVD. The algorithms to be implemented will be discussed briefly. Concepts for efficient implementation of the algorithms will be presented along with future plans.
© (1986) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
J. J. Symanski, J. J. Symanski, } "Architecture Of The Systolic Linear Algebra Parallel Processor (SLAPP)", Proc. SPIE 0698, Real-Time Signal Processing IX, (23 March 1986); doi: 10.1117/12.976242; https://doi.org/10.1117/12.976242
PROCEEDINGS
5 PAGES


SHARE
RELATED CONTENT

A data management layer for parallel matrix computation
Proceedings of SPIE (January 04 2007)
Massively parallel processors in real-time applications
Proceedings of SPIE (June 30 1990)
Systolic Arrays For Eigenvalue Computation
Proceedings of SPIE (December 27 1982)
A One-Third Gigaflop Systolic Linear Algebra Processor
Proceedings of SPIE (November 27 1984)
Architectures for Computing Eigenvalues and SVDs
Proceedings of SPIE (July 27 1986)

Back to Top