Residue Number System In Content-Addressable Memory Processors

Mir M. Mirsalehi; Thomas K. Gaylord

doi:10.1117/12.939924

11 August 1987 Residue Number System In Content-Addressable Memory Processors

Mir M. Mirsalehi, Thomas K. Gaylord

Proceedings Volume 0752, Digital Optical Computing; (1987) https://doi.org/10.1117/12.939924
Event: OE LASE'87 and EO Imaging Symposium, 1987, Los Angeles, CA, United States

Abstract

The advantage of using the residue number system in content-addressable memories is explained. The implementations of addition and multiplication with these processors are presented. The conversion of residue numbers to their equivalent binary numbers is described. The direct implementation of an 8-bit adder with residue-based content-addressable memories is investigated.

Citation Download Citation

Mir M. Mirsalehi and Thomas K. Gaylord "Residue Number System In Content-Addressable Memory Processors", Proc. SPIE 0752, Digital Optical Computing, (11 August 1987); https://doi.org/10.1117/12.939924

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available