16 September 1987 Parallel Array Processor Results Displayed In Near Real Time
Author Affiliations +
This paper presents the design and operational capabilities of a stand alone, or host computer driven, Single Instruction/Multiple Data (SIMD) systolic arrayprocessor system designed around the Geometric Arithmetic Parallel Processor (GAPP)TM chip. Use of SIMD techniques in the system allows the data throughput of this processor to be substantially greater than similar size systems with more conventional computer architectures.
© (1987) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Stanley P. Buchanan, Stanley P. Buchanan, Robert E. Wood, Robert E. Wood, David A . Simmons, David A . Simmons, "Parallel Array Processor Results Displayed In Near Real Time", Proc. SPIE 0781, Infrared Image Processing and Enhancement, (16 September 1987); doi: 10.1117/12.940549; https://doi.org/10.1117/12.940549

Back to Top