25 November 1987 Automatic Design And Partitioning Of VLSI Systolic/Wavefront Arrays
Author Affiliations +
In this paper, we present a procedure to trans-form algorithms into equivalent regular algorithms. Then, starting from these regular algorithms, we show how to synthesize systolic/wavefront arrays that can be programmed to solve problems of arbitrary size. Buffer memory and control of a resulting array is regular and simple. Also, the through-put of the array is balanced with the I/O speed of the host to which it is to be attached. Methods and tools which are presented are consistent with, and embedded in our hierarchical and interactive flow graph integration system HIFI.
© (1987) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
H. Nelis, H. Nelis, E. Deprettere, E. Deprettere, J. Bu, J. Bu, "Automatic Design And Partitioning Of VLSI Systolic/Wavefront Arrays", Proc. SPIE 0827, Real-Time Signal Processing X, (25 November 1987); doi: 10.1117/12.942041; https://doi.org/10.1117/12.942041


Back to Top