12 October 1988 A Hardware Design For Topographical Classification Of Pixels In An Image
Author Affiliations +
Proceedings Volume 0956, Piece Recognition and Image Processing; (1988) https://doi.org/10.1117/12.947689
Event: SPIE International Symposium on Optical Engineering and Industrial Sensing for Advance Manufacturing Technologies, 1988, Dearborn, MI, United States
The gray level geographical structure (GLGS) is a simple method to represent the local intensity variation of an image in symbolic description. This representation can be used in higher level image processing in subsequent steps. The advent of VLSI microelectronic technology has led to the idea of implementing the GLGS directly in hardware. A two dimensional pipelined systolic pixel classification array is proposed in this paper. In the design, each pair of processing elements processes the data in a pipelined fashion and the data in each pair of processing elements is processed in a parallel fashion to further enhance the system performance.
© (1988) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ezzatollah Salari, Ezzatollah Salari, Paisit Bumrungthum, Paisit Bumrungthum, } "A Hardware Design For Topographical Classification Of Pixels In An Image", Proc. SPIE 0956, Piece Recognition and Image Processing, (12 October 1988); doi: 10.1117/12.947689; https://doi.org/10.1117/12.947689


Parallel distributed RSOM tree for pattern classification
Proceedings of SPIE (April 16 2006)
Parallel processing of blocks of data in the network
Proceedings of SPIE (August 24 2009)
Application Of Parallel Processing To Image Exploitation
Proceedings of SPIE (February 22 1989)
Performance of a parallel bispectrum estimation code
Proceedings of SPIE (November 30 1991)
Interleaver design for high speed turbo decoders
Proceedings of SPIE (December 23 2003)
ASP: a parallel computing technology
Proceedings of SPIE (August 31 1990)

Back to Top