8 February 1988 A Massively Parallel Image Processor For Stochastic Relaxation Using Optical Random Number Generation.
Author Affiliations +
Proceedings Volume 0963, Optical Computing '88; (1988) https://doi.org/10.1117/12.947955
Event: Optical Computing '88, 1988, Toulon, France
Abstract
The architecture of an electronic mesh array for image processing by simulated annealing is described. On the algorithm side, it is well suited to cases where the input data is a grey-level picture, the output data is a binary picture, and the energy model is a generalization of the Ising model with external field. The example of digital halftoning is covered. On the implementation side, this architecture is intended for VLSI monolithic integration. Its PE uses both analog and digital devices, and is specifically designed to take advantage of an optical random number generator. These features result in a compact processor array with near real time performances for binary pictures stochastic relaxation.
© (1988) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
P. Garda, P. Garda, K. Madani, K. Madani, F. Devos, F. Devos, P. Chavel, P. Chavel, P. Lalanne, P. Lalanne, J. Taboury, J. Taboury, } "A Massively Parallel Image Processor For Stochastic Relaxation Using Optical Random Number Generation.", Proc. SPIE 0963, Optical Computing '88, (8 February 1988); doi: 10.1117/12.947955; https://doi.org/10.1117/12.947955
PROCEEDINGS
5 PAGES


SHARE
RELATED CONTENT

Image Processing On A Versatile VLSI Array Processor
Proceedings of SPIE (December 10 1985)
Chances For Optical Computing
Proceedings of SPIE (April 14 1983)
Vision through the power supply of the NCP retina
Proceedings of SPIE (April 09 1995)
High-performance image processing architecture
Proceedings of SPIE (April 29 1992)

Back to Top