23 February 1988 Implementation Of An SVD Processor Using Redundant CORDIC
Author Affiliations +
Abstract
An implementation of the diagonal and off-diagonal processors for an array performing the singular value decomposition (SVD) is presented. The implementation uses a modification of the CORDIC module that utilizes carry-save addition instead of carry-propagate addition, resulting in a significant improvement in speed. Moreover, the calculation of the angles and of the two-sided rotation are overlapped. To achieve this overlapping, the calculation of the rotation angles includes an on-line module. Finally, the carry-save calculation and the overlapping result in a variable CORDIC scaling factor. This factor is computed and the correction performed by on-line division. Pipelining and rotation interleaving are used to reduce the implementation complexity. The speed is evaluated and compared with that obtained when conventional CORDIC modules are used.
© (1988) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Milos D. Ercegovac, Milos D. Ercegovac, Tomas Lang, Tomas Lang, } "Implementation Of An SVD Processor Using Redundant CORDIC", Proc. SPIE 0975, Advanced Algorithms and Architectures for Signal Processing III, (23 February 1988); doi: 10.1117/12.948513; https://doi.org/10.1117/12.948513
PROCEEDINGS
14 PAGES


SHARE
RELATED CONTENT

When is QR factorization naturally rank revealing?
Proceedings of SPIE (October 02 1998)
Systolic Arrays For Eigenvalue Computation
Proceedings of SPIE (December 28 1982)
A Review Of Signal Processing With Systolic Arrays
Proceedings of SPIE (November 28 1983)
Implementation Of Cellular Arrays
Proceedings of SPIE (July 30 1982)
A VLSI architecture for real time signal FFT based on...
Proceedings of SPIE (October 01 2011)

Back to Top