21 March 1989 An Investigation Into Intermediate-Level Image Processing Using A Tree-Connected Transputer Network
Author Affiliations +
Proceedings Volume 1004, Automated Inspection and High-Speed Vision Architectures II; (1989) https://doi.org/10.1117/12.949004
Event: 1988 Cambridge Symposium on Advances in Intelligent Robotics Systems, 1988, Boston, MA, United States
Abstract
The regularity and local neighbourhood interdependence of picture data and the repetitive nature of many feature extraction algorithms may be usefully exploited in the design of specialised computer architectures for image processing at the pixel level. However, the features detected in the image will vary in type, number, position and size. The irregularity of this feature data prevents it from being easily partitioned. Also, at subsequent "intermediate" processing levels, various feature extraction, grouping and measurement algorithms will be employed. These are often more complex than low-level operations, and may be broken down into concurrently operating sub-processes. A more flexible multiprocessor architecture is therefore required, on to which a variety of algorithms can be mapped. This paper describes an augmented tree-structured MIMD processor network for intermediate level image processing. The Inmos Transputer has been chosen as the basic architectural building block. The programming and operation of the proposed architecture is illustrated using a Hough transform algorithm and a connected region finding routine.
© (1989) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
K. W. Chow, K. W. Chow, A. J. McCollum, A. J. McCollum, B. G. Batchelor, B. G. Batchelor, } "An Investigation Into Intermediate-Level Image Processing Using A Tree-Connected Transputer Network", Proc. SPIE 1004, Automated Inspection and High-Speed Vision Architectures II, (21 March 1989); doi: 10.1117/12.949004; https://doi.org/10.1117/12.949004
PROCEEDINGS
7 PAGES


SHARE
RELATED CONTENT

Kiwivision - A High Speed Architecture For Machine Vision
Proceedings of SPIE (March 21 1988)
A Digital Wafer Image and Geometry Processor
Proceedings of SPIE (December 18 1985)
Application of SKIPSM to binary correlation
Proceedings of SPIE (October 02 1995)
Using Pipe® For Inspection Applications
Proceedings of SPIE (May 17 1987)
Multiprocessor architecture for machine vision
Proceedings of SPIE (October 31 1992)

Back to Top