CONFERENCE PROCEEDINGS
Advanced Search >
Home > Proceedings > Volume 10145 > Article
28 March 2017 High-throughput electrical characterization for robust overlay lithography control
Devender Devender; Xumin Shen; Mark Duggan; Sunil Singh; Jonathan Rullan; Jae Choo; Sohan Mehta; Teck Jung Tang; Sean Reidy; Jonathan Holt; Hyung Woo Kim; Robert Fox; D. K. Sohn
Author Affiliations +
Proceedings Volume 10145, Metrology, Inspection, and Process Control for Microlithography XXXI; 101450K (2017) https://doi.org/10.1117/12.2260707
Event: SPIE Advanced Lithography, 2017, San Jose, California, United States
Abstract
Realizing sensitive, high throughput and robust overlay measurement is a challenge in current 14nm and advanced upcoming nodes with transition to 300mm and upcoming 450mm semiconductor manufacturing, where slight deviation in overlay has significant impact on reliability and yield1). Exponentially increasing number of critical masks in multi-patterning lithoetch, litho-etch (LELE) and subsequent LELELE semiconductor processes require even tighter overlay specification2). Here, we discuss limitations of current image- and diffraction- based overlay measurement techniques to meet these stringent processing requirements due to sensitivity, throughput and low contrast3). We demonstrate a new electrical measurement based technique where resistance is measured for a macro with intentional misalignment between two layers. Overlay is quantified by a parabolic fitting model to resistance where minima and inflection points are extracted to characterize overlay control and process window, respectively. Analyses using transmission electron microscopy show good correlation between actual overlay performance and overlay obtained from fitting. Additionally, excellent correlation of overlay from electrical measurements to existing image- and diffraction- based techniques is found. We also discuss challenges of integrating electrical measurement based approach in semiconductor manufacturing from Back End of Line (BEOL) perspective. Our findings open up a new pathway for accessing simultaneous overlay as well as process window and margins from a robust, high throughput and electrical measurement approach.
Conference Presentation
© (2017) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Citation Download Citation
Devender Devender, Devender Devender, Xumin Shen, Xumin Shen, Mark Duggan, Mark Duggan, Sunil Singh, Sunil Singh, Jonathan Rullan, Jonathan Rullan, Jae Choo, Jae Choo, Sohan Mehta, Sohan Mehta, Teck Jung Tang, Teck Jung Tang, Sean Reidy, Sean Reidy, Jonathan Holt, Jonathan Holt, Hyung Woo Kim, Hyung Woo Kim, Robert Fox, Robert Fox, D. K. Sohn, D. K. Sohn, } "High-throughput electrical characterization for robust overlay lithography control", Proc. SPIE 10145, Metrology, Inspection, and Process Control for Microlithography XXXI, 101450K (28 March 2017); doi: 10.1117/12.2260707; https://doi.org/10.1117/12.2260707
ACCESS THE FULL ARTICLE
PERSONAL SIGN IN
Full access may be available with your subscription
 
Forgot your username?
Forgot your password?
No SPIE account? Create an account
or Institutional Sign In via Shibboleth
PURCHASE THIS CONTENT
SUBSCRIBE TO DIGITAL LIBRARY
50 downloads per 1-year subscription
Members: $195
Non-members: $335 ADD TO CART
25 downloads per 1 - year subscription
Members: $145
Non-members: $250 ADD TO CART
PURCHASE SINGLE ARTICLE
Includes PDF, HTML & Video, when available
Members: $14.40
Non-members: $18.00 ADD TO CART
PROCEEDINGS
 11 PAGES + PRESENTATION
DOWNLOAD PDF + SAVE TO MY LIBRARY
WATCH
PRESENTATION
SHARE
GET CITATION
< Previous Article
|
Next Article >
KEYWORDS
RELATED CONTENT
Subscribe to Digital Library
Receive Erratum Email Alert
Back to Top