CONFERENCE PROCEEDINGS
Advanced Search
Home > Proceedings > Volume 10147 > Article
Presentation
26 April 2017 Design grid optimization for OPC of silicon photonics (Conference Presentation)
Wenhui Wang, Xiaochi Chen, Lei Sun, Alexander Y. Piggott, Jelena Vuckovic, Jongwook Kye
Author Affiliations +
Proceedings Volume 10147, Optical Microlithography XXX; 1014710 (2017) https://doi.org/10.1117/12.2261428
Event: SPIE Advanced Lithography, 2017, San Jose, California, United States
Abstract
The layout design for silicon photonics can be complicated and usually have edges with arbitrary angles. The critical dimension can be less than 100 nm, requiring the layouts to be OPCed in order to have large enough process windows for high volume manufacturing. However, the well-established CMOS-orientated IC industry OPC tools for advanced nodes can only handle Manhattan designs in which the Manhattan style polygons with edges of 0°, 90° or 45° to the reference direction. Silicon photonics layouts need to be discretized in order to use the existing OPC tools. From optical performance point of view, the design grid is expected to be as small as possible and it is usually from 1 nm to 5 nm. However, the design grid has never been optimized based on the OPC performance. In this paper, we demonstrate the impacts of design grid on the OPC performance. Design grid for silicon photonics is not always the smaller the better anymore. Our study shows that small 2D designs require large design grids while smooth curves with large radius require small design grids. We proposed a novel design-based discretization algorithm to convert a non-Manhattan style layout to an OPC-friendly Manhattan style layout. Simulation results show that the pattern fidelity is optimized for both small 2D patterns and smooth curves.
Conference Presentation
© (2017) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Citation Download Citation
Wenhui Wang, Xiaochi Chen, Lei Sun, Alexander Y. Piggott, Jelena Vuckovic, and Jongwook Kye "Design grid optimization for OPC of silicon photonics (Conference Presentation)", Proc. SPIE 10147, Optical Microlithography XXX, 1014710 (26 April 2017); https://doi.org/10.1117/12.2261428
ACCESS THE FULL ARTICLE
ORGANIZATIONAL
Sign in with credentials provided by your organization.
INSTITUTIONAL
Select your institution to access the SPIE Digital Library.
SELECT YOUR INSTITUTION
PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
PERSONAL SIGN IN
No SPIE Account? Create one
PURCHASE THIS CONTENT
SUBSCRIBE TO DIGITAL LIBRARY
50 downloads per 1-year subscription
Members: $195
Non-members: $335 ADD TO CART
25 downloads per 1 - year subscription
Members: $145
Non-members: $250 ADD TO CART
PURCHASE SINGLE ARTICLE
Includes PDF, HTML & Video, when available
Members: $17.00
Non-members: $21.00 ADD TO CART
PROCEEDINGS
 PRESENTATION
WATCH
PRESENTATION SAVE TO MY LIBRARY
GET CITATION
Advertisement
Advertisement
KEYWORDS
Optical proximity correction
Silicon photonics
High volume manufacturing
Current controlled current source
Optical lithography
Sun
RELATED CONTENT
Subscribe to Digital Library
Receive Erratum Email Alert
Back to Top