Front Matter: Volume 10148
Design-Process-Technology Co-optimization for Manufacturability XI

Luigi Capodieci
Jason P. Cain
Editors

1–2 March 2017
San Jose, California, United States

Sponsored by
SPIE

Cosponsored by
Hitachi High Technologies America, Inc. (United States)

Published by
SPIE

Volume 10148
## Contents

**Authors**

**Conference Committee**

### SESSION 1  KEYNOTE SESSION

| 1014 04 | Optimization of self-aligned double patterning (SADP)-compliant layout designs using pattern matching for sub-20nm metal routing [10148-3] |

### SESSION 2  PHYSICAL DESIGN ANALYTICS AND MACHINE LEARNING

| 1014 05 | Pattern-based analytics to estimate and track yield risk of designs down to 7nm (Invited Paper) [10148-4] |
| 1014 06 | Redundant via insertion in self-aligned double patterning [10148-5] |
| 1014 07 | Imbalance aware lithography hotspot detection: a deep learning approach [10148-6] |
| 1014 08 | Optimization of complex high-dimensional layout configurations for IC physical designs using graph search, data analytics, and machine learning (Invited Paper) [10148-7] |

### SESSION 3  DESIGN INTERACTIONS WITH LITHOGRAPHY: JOINT SESSION WITH CONFERENCES 10147 AND 10148

| 1014 09 | Cost effective solution using inverse lithography OPC for DRAM random contact layer [10148-8] |
| 1014 0A | SOCS based post-layout optimization for multiple patterns with light interference prediction [10148-9] |

### SESSION 4  DIRECTED SELF-ASSEMBLY AND DESIGN CO-OPTIMIZATION

| 1014 0B | Design technology co-optimization (DTCO) study on self-aligned-via (SAV) with Lamella DSA for sub-7 nm technology [10148-10] |
| 1014 0C | Efficient DSA-DP hybrid lithography conflict detection and guiding template assignment [10148-11] |
| 1014 0D | Technology path-finding for directed self-assembly for via layers [10148-12] |
| 1014 0E | Density driven placement of sub-DSA resolution assistant features (SDRAFs) [10148-13] |
### SESSION 5 DESIGN-PROCESS-TECHNOLOGY-CO-OPTIMIZATION

<table>
<thead>
<tr>
<th>Session</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>1014 0F</td>
<td>Exploiting regularity: breakthroughs in sub-7nm place-and-route (Invited Paper) [10148-14]</td>
</tr>
<tr>
<td>1014 0G</td>
<td>The effect of patterning options on embedded memory cells in logic technologies at iN10 and iN7 [10148-15]</td>
</tr>
<tr>
<td>1014 0H</td>
<td>Design intent optimization at the beyond 7nm node: the intersection of DTCO and EUVL stochastic mitigation techniques [10148-16]</td>
</tr>
<tr>
<td>1014 0I</td>
<td>Identification and sensitivity analysis of a correlated ground rule system (design arc) [10148-17]</td>
</tr>
<tr>
<td>1014 0J</td>
<td>Large marginal 2D self-aligned via patterning for sub-5nm technology [10148-18]</td>
</tr>
<tr>
<td>1014 0K</td>
<td>Routability enhancement through unidirectional standard cells with floating metal-2 [10148-19]</td>
</tr>
</tbody>
</table>

### SESSION 6 DESIGN INTERACTIONS WITH METROLOGY: JOINT SESSION WITH CONFERENCES 10148 AND 10145

<table>
<thead>
<tr>
<th>Session</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>1014 0L</td>
<td>Wafer hot spot identification through advanced photomask characterization techniques: part 2 [10148-20]</td>
</tr>
<tr>
<td>1014 0M</td>
<td>Line-edge quality optimization of electron beam resist for high-throughput character projection exposure utilizing atomic force microscope analysis [10148-33]</td>
</tr>
</tbody>
</table>

### SESSION 7 ELECTRICAL DESIGN FOR MANUFACTURABILITY

<table>
<thead>
<tr>
<th>Session</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>1014 0N</td>
<td>Quantifying electrical impacts on redundant wire insertion in 7nm unidirectional designs [10148-22]</td>
</tr>
<tr>
<td>1014 0O</td>
<td>Selection of airgap layers for circuit timing optimization [10148-23]</td>
</tr>
<tr>
<td>1014 0P</td>
<td>Systematic analysis of the timing and power impact of pure lines and cuts routing for multiple patterning [10148-24]</td>
</tr>
<tr>
<td>1014 0Q</td>
<td>Cutting-edge CMP modeling for front-end-of-line (FEOL) and full stack hotspot detection for advanced technologies [10148-25]</td>
</tr>
<tr>
<td>1014 0R</td>
<td>Stitch overlap via coloring technique enables maskless via [10148-26]</td>
</tr>
</tbody>
</table>

### SESSION 8 METHODOLOGIES FOR DESIGN-PROCESS-TECHNOLOGY-CO-OPTIMIZATION

<table>
<thead>
<tr>
<th>Session</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>1014 0S</td>
<td>Early stage hot spot analysis through standard cell base random pattern generation [10148-27]</td>
</tr>
<tr>
<td>1014 OT</td>
<td>Design space sampling using hierarchical clustering of patterns on a full chip [10148-28]</td>
</tr>
<tr>
<td>--------</td>
<td>----------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>1014 OU</td>
<td>A fuzzy pattern matching method based on graph kernel for lithography hotspot detection [10148-29]</td>
</tr>
<tr>
<td>1014 OW</td>
<td>Transforming information from silicon testing and design characterization into numerical data sets for yield learning [10148-31]</td>
</tr>
</tbody>
</table>

**POSTER SESSION**

<table>
<thead>
<tr>
<th>1014 OX</th>
<th>A pattern-based design analysis method by using inline inspection data more efficiently [10148-21]</th>
</tr>
</thead>
<tbody>
<tr>
<td>1014 OY</td>
<td>Low track height standard cell design in iN7 using scaling boosters [10148-32]</td>
</tr>
<tr>
<td>1014 OZ</td>
<td>Design space analysis of novel interconnect constructs for 22nm FDX technology [10148-34]</td>
</tr>
<tr>
<td>1014 10</td>
<td>IR-drop analysis for validating power grids and standard cell architectures in sub-10nm node designs [10148-35]</td>
</tr>
<tr>
<td>1014 11</td>
<td>A random generation approach to pattern library creation for full chip lithographic simulation [10148-36]</td>
</tr>
<tr>
<td>1014 12</td>
<td>Gate tie-down construct in the 22FDX technology: a silicon-based method for layout optimization [10148-38]</td>
</tr>
<tr>
<td>1014 13</td>
<td>The new OPC method for obtaining the stability of MBAF OPC [10148-39]</td>
</tr>
<tr>
<td>1014 14</td>
<td>User-friendly design method for analog layout design [10148-40]</td>
</tr>
<tr>
<td>1014 15</td>
<td>A fast process development flow by applying design technology co-optimization [10148-42]</td>
</tr>
<tr>
<td>1014 16</td>
<td>A novel approach of ensuring layout regularity correct by construction in advanced technologies [10148-43]</td>
</tr>
<tr>
<td>1014 17</td>
<td>Hotspots fixing flow in NTD process by using DTCO methodology at 10nm metal 1 layer [10148-45]</td>
</tr>
<tr>
<td>1014 18</td>
<td>Stitching-aware in-design DPT auto fixing for sub-20nm logic devices [10148-46]</td>
</tr>
<tr>
<td>1014 19</td>
<td>Process weakness assessment by profiling all incoming design components [10148-48]</td>
</tr>
<tr>
<td>1014 1A</td>
<td>Using pattern matching to increase performance in hotspot fixing flows [10148-49]</td>
</tr>
<tr>
<td>1014 1B</td>
<td>Litho hotspots fixing using model based algorithm [10148-50]</td>
</tr>
<tr>
<td>1014 1C</td>
<td>Using design differentiating methods to find suspect design patterns which cause failure [10148-51]</td>
</tr>
</tbody>
</table>
1014 1D  Electrical failure debug using interlayer profiling method [10148-52]
1014 1E  A fast and efficient method for device level layout analysis [10148-53]
1014 1F  Pattern database applications from design to manufacturing [10148-54]
1014 1G  Enhancing manufacturability of standard cells by using DTCO methodology [10148-55]
Authors

Numbers in the index correspond to the last two digits of the six-digit citation identifier (CID) article numbering system used in Proceedings of SPIE. The first four digits reflect the volume number. Base 36 numbering is employed for the last two digits and indicates the order of articles within the volume. Numbers start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B...0Z, followed by 10-1Z, 20-2Z, etc.

Ahmed, Shafquat Jahan, 16
Angyal, Matthew, 0I
Appeltans, Raf, 0G
Asada, Kunihiro, 0M
Babich, Katherina, 02
Badr, Yasmine, 0D
Baek, Seung-Hee, 1A
Ban, Yongchan, 10
Banno, Koji, 0U
Bardon, M. G., 0Y
Baron, Stanislas, 13
Blanco Carballo, Victor M., 0J
Cai, MengFeng, 19
Cain, Jason P., 05
Chava, B., 0Y
Chee, Jiannsheng Jansen, 0Q
Chen, Yi-Chieh, 15
Chen, Ying, 17, 1G
Chen, Yulu, 0H
Chidambaram, Dureseti, 0I
Cho, Young, 0L
Choi, Jaeseung, 09, 13
Choi, Jung-Hoe, 09
Choi, Soo-Han, 18
Choi, Suhyeong, 0J
Choi, Yohan, 0L
Civay, D., 0R
Clark, Lawrence T., 0P
Cline, Brian, 0C
Crouse, Michael, 0H
Dai, Vito, 0B
Dam, Thuc, 09
de la Garza, Ernesto Gene, 0Q
Debacker, Peter, 0J, 0Y
Dehaene, Wim, 0G
Do, Minho, 09
Dong, Lisong, 17
Dong, YaoQi, 1E
Dosi, Ankita, 0P
Du, Chunshan, 11, 17, 1B, 1E
Dunn, Derren, 0H
Eastman, Eric, 0I
ElManahawy, Wael, 0S, 11, 1B
Fakhry, Mourtaz, 05
Falch, Bradley J., 1A
Fan, Minghui, 17
Fenger, Germain, 0B
Furnémont, Arnaud, 0G
Gennari, Frank E., 05
Gerousis, Vassilios, 0F, 0Y
Goodwin, Francis, 0H
Green, Michael, 0L
Gronlund, Keith, 0H
Guha Neogi, Tuhin, 0Z, 12
Guo, DaiFeng, 0E
Gupta, Puneet, 0D
Gupta, Radhika, 16
Gutwin, Paul, 0F
Ham, Young, 0L
Hermann, Thomas, 0Z
Hong, Le, 0B
Hong, Sid, 11
Hsu, Stephen, 0H
Hu, Xinyi, 11, 1B, 1E
Huang, Lucas, 11, 1E
Huang, Yaodong, 0Q
Hui, Chiu Wing, 0Q, 14
Hurat, Philippe, 15
Hwang, Jaehee, 09
Hyun, Dajoon, 0O
Ikeno, Rimon, 0M
Ishida, Tsutomu, 0U
Jain, Navneet, 0Z
Jean, Jinhuyuck, 09
Jean, Joong-Won, 0S
Jha, C., 0Y
Ji, Mingchao, 1A
Jung, Jinwook, 06
Kabeel, Aliaa, 11
Kanazawa, Yuzi, 0U
Kang, Daekwon, 13
Kang, Hokyu, 0S
Kar, Gouri Sankar, 0G
Karageorgos, Ioannis, 0E
Katakamsetty, Ushasree, 0Q
Khaira, Gurdaman S., 0B
Kim, Jeong-Lim, 0S
Kim, Juhan, 0Z
Kim, Ryoung-Han, 0G, 0J, 0Y
Kimura, Taiki, 0A
Krishna K.V.V.S, Sai, 18
Kwan, Joe, 0S, 11, 1B
Kye, Jongwook, 0B, 10
Laffosse, E., 0R
Lai, Jun-Cheng, 15
Lai, Ya-Chieh, 0S, 0W, 0X, 15, 19, 1C, 1D, 1F
Lam, Andy, 0L
Lee, Dong Chan, 09
Lee, Jae Uk, 0J
Lee, SeungJo, 0S
Lee, Sooryong, 0S
Lee, Zhao Chuan, 14
Lei, Junjiang, 17
Levinson, Harry J., 0B
Li, Yongfu, 0Q, 14
Liebmann, Lars, 0F, 0H
Lin, Chenxi, 07
Lin, Howard, 0L
Lin, Hung-Yu, 15
Lin, Jiaxin, 17
Lin, Lawrence, 15
Liu, Limei, 11
Lucas, Kevin, 09
Lung, Mike, 0L
Luo, Luyang, 07
Lutich, Andrey, 0T, 0Z
Ma, Yuansheng, 0B
Madhavan, Sriram, 04, 0N
Madkour, Kareem, 0S, 11, 1B
Mai, Yung-Ching, 15
Malik, Shobhit, ON
Mao, Zhibiao, 1B
Marin, Jean-Claude, 16
Masand, Lovish, 0P
Matsunawa, Tetsuaki, 0A
Matthew, Itty, 0H
Mattli, L., 0Y
Mital, Yoshio, 0M
Mitra, Joydeep, 0B
Mocuta, A., 0Y
Mohyeldin, Ahmed, ON
Moll, H.-P., 12
Moon, James, 13
Narisetty, Haritez, ON
Nill, Izumi, 0U
Najima, Shigeki, 0A
Oh, Minsu, 13
Oh, Seyeong, 09
Ong, Yoong Seang, 14
Ou, Jiaojiao, 0C
Ou, Tsong-Hua, 15
Pan, David Z., 0A, 0C
Pang, Jenny, 1E
Park, Chanha, 09, 13
Park, Manjai, 13
Park, Seongyul, 0S
Parthasarathy, Chitloor, 16
Pathak, Piyush, 0S
Pemberton-Smith, David, 18
Perez, Valerio, 14
Permana, David, 0Z
Petykiewicz, Jan, 0F
Plechekti, Vince, 0H
Pritchard, David, 0Z
Raghavan, Praveen, 0G, 0J, 0Y
Ramachandran, Ravikumar, 0I
Ramadour, Benoît François Claude, 0Z, 12
Ramamurthy, Chandarasekaran, 0P
Rangarajan, Bharath, 0B
Rashed, Mahbub, 0Z
Rausch, Werner, 0I
Robert, Frederic, 16
Rodopoulos, D., 0Y
Ryckaert, J., 0Y
Salama, Mohamed, 0H
Saunier, Nicole, 0H
Schroeder, Uwe Paul, 04, 0N
Schuddinck, P., 0Y
Seo, Jaewoo, 0K
Shafiee, Marwa, 1B
Shao, Dongbing, 0I
Shao, Feng, 17
Shen, Yang, 0W, 1C, 1D
Sherazi, S. M. Y., 0Y
Shin, Youngsoo, 06, 0J, 0K, 0O
Song, Jaewan, 0S
Song, Jookyoung, 13
Song, Youngsoo, 06
Spessot, A., 0Y
Srinivasan, Ramya, ON
Staiger, T., 12
Su, Jing, 07
Su, Xiaojing, 17, 1G
Su, Yujian, 1G
Sun, Kai, 0Z
Suri, Yuyang, 0B
Sweis, Jason, 05, 0W, 0X, 19, 1C, 1D, 1F
Teoh, Edward Kah Ching, 0B
Topaloglu, Rasit O., 0I
Torres, J. Andres, 0B
Tripathi, Vikas, 14
Tsai, John, 1A
Tung, Mayann, 0E
Vaderiya, Yagnesh, 16
Van der Perre, Liesbet, 0G
Vangara, Gowtham, 0Z
Vashishtha, Vinay, 0P
Verkest, D., 0Y
Verma, Piyush, 0Z
Wan, Qijian, 11, 1B, 1E
Wang, Chenchen, 10
Wang, Lynn T., -N., 04
Weckx, Pieter, 0G
Wehella-Gamage, Deepal, 0Z, 12
Wei, Yuyi, 17, 1G
Weisbuch, Francois, 0Z
Wong, H.-S. Philip, 0E
Wong, Martin D. F., 0E
Word, James, 0B
Xiao, Guangming, 09
Xu, Ji, 0B
Xu, Wei, 15
Yang, Hao, 07
Yang, Hyunjo, 09, 13
Yang, Legender, 11, 1E
Yang, Richer, 0L
Yang, Seung-Hune, 0S
Yang, Thomas, 0W, 1C, 1D
Ye, Jun, 13
Ye, Tianchun, 17, 1G
Yeh, Shin-Shing, 15
Yeric, Greg, 0C
Yu, Bei, 07
Yu, Shirui, 1B
Zeng, Jia, 10
Zhang, Chunlei, 1E
Zhang, Meili, 1B
Zhang, Recoo, 11, 17
Zhang, Yifan, 0W, 0X, 19, 1C, 1D, 1F
Zhao, Lijun, 1G
Zhu, Annie, 0X, 19, 1F
Zhu, Jun, 1A
Zhu, Xuelian, 0F
Zhu, Yu, 17
Zhuang, Linda, 0X, 19, 1F
Zou, Elaine, 11, 1E
Conference Committee

Symposium Chair

Bruce W. Smith, Rochester Institute of Technology (United States)

Symposium Co-Chair

Will Conley, Cymer, An ASML company (United States)

Conference Chair

Luigi Capodieci, KnotPrime Inc. (United States)

Conference Co-Chair

Jason P. Cain, Advanced Micro Devices, Inc. (United States)

Conference Program Committee

Robert Aitken, ARM Inc. (United States)
Fang-Cheng Chang, Cadence Design Systems, Inc. (United States)
Lifu Chang, Qualcomm Inc. (United States)
Neal V. Lafferty, Mentor Graphics Corporation (United States)
Lars W. Liebmann, GLOBALFOUNDRIES Inc. (United States)
Ru-Gun Liu, Taiwan Semiconductor Manufacturing Company Ltd. (Taiwan)
Mark E. Mason, Texas Instruments Inc. (United States)
Andrew R. Neureuther, University of California, Berkeley (United States)
Shigeki Nojima, Toshiba Corporation (Japan)
David Z. Pan, The University of Texas at Austin (United States)
Chul-Hong Park, SAMSUNG Electronics Company, Ltd. (Korea, Republic of)
Michael L. Rieger, Synopsys, Inc. (United States)
Vivek K. Singh, Intel Corporation (United States)
John L. Sturtevant, Mentor Graphics Corporation (United States)
Lynn T. Wang, GLOBALFOUNDRIES Inc. (United States)
Chi-Min Yuan, NXP Semiconductors (United States)

Session Chairs

1   Keynote Session
    Luigi Capodieci, KnotPrime Inc. (United States)
2 Physical Design Analytics and Machine Learning
   Michael L. Rieger, Synopsys, Inc. (United States)
   Vivek K. Singh, Intel Corporation (United States)

3 Design Interactions with Lithography: Joint Session with Conferences 10147 and 10148
   Daniel Sarlette, Infineon Technologies Dresden (Germany)
   Luigi Capodieci, KnotPrime Inc. (United States)

4 Directed Self-Assembly and Design Co-optimization
   Neal V. Lafferty, Mentor Graphics Corporation (United States)
   Lynn T. Wang, GLOBALFOUNDRIES Inc. (United States)

5 Design-Process-Technology-Co-optimization
   Luigi Capodieci, KnotPrime Inc. (United States)
   Jason P. Cain, Advanced Micro Devices, Inc. (United States)

6 Design Interactions with Metrology: Joint Session with Conferences 10148 and 10145
   Jason P. Cain, Advanced Micro Devices, Inc. (United States)
   John C. Robinson, KLA-Tencor Texas (United States)

7 Electrical Design for Manufacturability
   Ru-Gun Liu, Taiwan Semiconductor Manufacturing Company Ltd. (Taiwan)
   Robert Aitken, ARM Inc. (United States)

8 Methodologies for Design-Process-Technology-Co-optimization
   Lars W. Liebmann, GLOBALFOUNDRIES Inc. (United States)