The papers in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. Additional papers and presentation recordings may be available online in the SPIE Digital Library at SPIEDigitalLibrary.org.

The papers reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from these proceedings:


ISSN: 0277-786X
ISSN: 1996-756X (electronic)
ISBN: 9781510607477

Published by
SPIE
P.O. Box 10, Bellingham, Washington 98227-0010 USA
Telephone +1 360 676 3290 (Pacific Time) · Fax +1 360 647 1445
SPIE.org

Copyright © 2017, Society of Photo-Optical Instrumentation Engineers.

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of copying fees. The Transactional Reporting Service base fee for this volume is $18.00 per article (or portion thereof), which should be paid directly to the Copyright Clearance Center (CCC), 222 Rosewood Drive, Danvers, MA 01923. Payment may also be made electronically through CCC Online at copyright.com. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher. The CCC fee code is 0277-786X/17/$18.00.

Printed in the United States of America.

Publication of record for individual papers is online in the SPIE Digital Library.

SPIEDigitalLibrary.org

Paper Numbering: Proceedings of SPIE follow an e-First publication model. A unique citation identifier (CID) number is assigned to each article at the time of publication. Utilization of CIDs allows articles to be fully citable as soon as they are published online, and connects the same identifier to all online and print versions of the publication. SPIE uses a seven-digit CID article numbering system structured as follows:

- The first five digits correspond to the SPIE volume number.
- The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B ... 0Z, followed by 10-1Z, 20-2Z, etc. The CID Number appears on each page of the manuscript.
## Contents

<table>
<thead>
<tr>
<th>SESSION 1</th>
<th>KEYNOTE SESSION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1014 04</td>
<td>Optimization of self-aligned double patterning (SADP)-compliant layout designs using pattern matching for sub-20nm metal routing [10148-3]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SESSION 2</th>
<th>PHYSICAL DESIGN ANALYTICS AND MACHINE LEARNING</th>
</tr>
</thead>
<tbody>
<tr>
<td>1014 05</td>
<td>Pattern-based analytics to estimate and track yield risk of designs down to 7nm (Invited Paper) [10148-4]</td>
</tr>
<tr>
<td>1014 06</td>
<td>Redundant via insertion in self-aligned double patterning [10148-5]</td>
</tr>
<tr>
<td>1014 07</td>
<td>Imbalance aware lithography hotspot detection: a deep learning approach [10148-6]</td>
</tr>
<tr>
<td>1014 08</td>
<td>Optimization of complex high-dimensional layout configurations for IC physical designs using graph search, data analytics, and machine learning (Invited Paper) [10148-7]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SESSION 3</th>
<th>DESIGN INTERACTIONS WITH LITHOGRAPHY: JOINT SESSION WITH CONFERENCES 10147 AND 10148</th>
</tr>
</thead>
<tbody>
<tr>
<td>1014 09</td>
<td>Cost effective solution using inverse lithography OPC for DRAM random contact layer [10148-8]</td>
</tr>
<tr>
<td>1014 0A</td>
<td>SOCS based post-layout optimization for multiple patterns with light interference prediction [10148-9]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SESSION 4</th>
<th>DIRECTED SELF-ASSEMBLY AND DESIGN CO-OPTIMIZATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1014 0B</td>
<td>Design technology co-optimization (DTCO) study on self-aligned-via (SAV) with Lamella DSA for sub-7 nm technology [10148-10]</td>
</tr>
<tr>
<td>1014 0C</td>
<td>Efficient DSA-DP hybrid lithography conflict detection and guiding template assignment [10148-11]</td>
</tr>
<tr>
<td>1014 0D</td>
<td>Technology path-finding for directed self-assembly for via layers [10148-12]</td>
</tr>
<tr>
<td>1014 0E</td>
<td>Density driven placement of sub-DSA resolution assistant features (SDRAFs) [10148-13]</td>
</tr>
<tr>
<td>SESSION 5</td>
<td>DESIGN-PROCESS-TECHNOLOGY-CO-OPTIMIZATION</td>
</tr>
<tr>
<td>-----------</td>
<td>-------------------------------------------</td>
</tr>
<tr>
<td>1014 0F</td>
<td>Exploiting regularity: breakthroughs in sub-7nm place-and-route (Invited Paper) [10148-14]</td>
</tr>
<tr>
<td>1014 0G</td>
<td>The effect of patterning options on embedded memory cells in logic technologies at iN10 and iN7 [10148-15]</td>
</tr>
<tr>
<td>1014 0H</td>
<td>Design intent optimization at the beyond 7nm node: the intersection of DTCO and EUVL stochastic mitigation techniques [10148-16]</td>
</tr>
<tr>
<td>1014 0I</td>
<td>Identification and sensitivity analysis of a correlated ground rule system (design arc) [10148-17]</td>
</tr>
<tr>
<td>1014 0J</td>
<td>Large marginal 2D self-aligned via patterning for sub-5nm technology [10148-18]</td>
</tr>
<tr>
<td>1014 0K</td>
<td>Routability enhancement through unidirectional standard cells with floating metal-2 [10148-19]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SESSION 6</th>
<th>DESIGN INTERACTIONS WITH METROLOGY: JOINT SESSION WITH CONFERENCES 10148 AND 10145</th>
</tr>
</thead>
<tbody>
<tr>
<td>1014 0L</td>
<td>Wafer hot spot identification through advanced photomask characterization techniques: part 2 [10148-20]</td>
</tr>
<tr>
<td>1014 0M</td>
<td>Line-edge quality optimization of electron beam resist for high-throughput character projection exposure utilizing atomic force microscope analysis [10148-33]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SESSION 7</th>
<th>ELECTRICAL DESIGN FOR MANUFACTURABILITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>1014 0N</td>
<td>Quantifying electrical impacts on redundant wire insertion in 7nm unidirectional designs [10148-22]</td>
</tr>
<tr>
<td>1014 0O</td>
<td>Selection of airgap layers for circuit timing optimization [10148-23]</td>
</tr>
<tr>
<td>1014 0P</td>
<td>Systematic analysis of the timing and power impact of pure lines and cuts routing for multiple patterning [10148-24]</td>
</tr>
<tr>
<td>1014 0Q</td>
<td>Cutting-edge CMP modeling for front-end-of-line (FEOL) and full stack hotspot detection for advanced technologies [10148-25]</td>
</tr>
<tr>
<td>1014 0R</td>
<td>Stitch overlap via coloring technique enables maskless via [10148-26]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SESSION 8</th>
<th>METHODOLOGIES FOR DESIGN-PROCESS-TECHNOLOGY-CO-OPTIMIZATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1014 0S</td>
<td>Early stage hot spot analysis through standard cell base random pattern generation [10148-27]</td>
</tr>
</tbody>
</table>
Design space sampling using hierarchical clustering of patterns on a full chip [10148-28]
A fuzzy pattern matching method based on graph kernel for lithography hotspot detection [10148-29]
Transforming information from silicon testing and design characterization into numerical data sets for yield learning [10148-31]

POSTER SESSION

A pattern-based design analysis method by using inline inspection data more efficiently [10148-21]
Low track height standard cell design in iN7 using scaling boosters [10148-32]
Design space analysis of novel interconnect constructs for 22nm FDX technology [10148-34]
IR-drop analysis for validating power grids and standard cell architectures in sub-10nm node designs [10148-35]
A random generation approach to pattern library creation for full chip lithographic simulation [10148-36]
Gate tie-down construct in the 22FDX technology: a silicon-based method for layout optimization [10148-38]
The new OPC method for obtaining the stability of MBAF OPC [10148-39]
User-friendly design method for analog layout design [10148-40]
A fast process development flow by applying design technology co-optimization [10148-42]
A novel approach of ensuring layout regularity correct by construction in advanced technologies [10148-43]
Hotspots fixing flow in NTD process by using DTCO methodology at 10nm metal 1 layer [10148-45]
Stitching-aware in-design DPT auto fixing for sub-20nm logic devices [10148-46]
Process weakness assessment by profiling all incoming design components [10148-48]
Using pattern matching to increase performance in hotspot fixing flows [10148-49]
Litho hotspots fixing using model based algorithm [10148-50]
Using design differentiating methods to find suspect design patterns which cause failure [10148-51]
1014 1D Electrical failure debug using interlayer profiling method [10148-52]
1014 1E A fast and efficient method for device level layout analysis [10148-53]
1014 1F Pattern database applications from design to manufacturing [10148-54]
1014 1G Enhancing manufacturability of standard cells by using DTCO methodology [10148-55]
Authors

Numbers in the index correspond to the last two digits of the six-digit citation identifier (CID) article numbering system used in Proceedings of SPIE. The first four digits reflect the volume number. Base 36 numbering is employed for the last two digits and indicates the order of articles within the volume. Numbers start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B...0Z, followed by 10-1Z, 20-2Z, etc.

Ahmed, Shafquat Jahan, 16
Angyal, Matthew, 0I
Appeltans, Raf, 0G
Asada, Kunihiro, 0M
Babich, Katherine, 0Z
Badr, Yasmine, 0D
Baek, Seung-Hee, 1A
Ban, Yongchan, 10
Banno, Koji, 0U
Bardon, M. G., 0Y
Baron, Stanislas, 13
Blanco Carballo, Victor M., 0J
Cai, MengFeng, 19
Cain, Jason P., 05
Chava, B., 0Y
Chee, Jiannsheng Jansen, 0Q
Chen, Yi-Chieh, 15
Chen, Ying, 17, 1G
Chen, Yulu, 0H
Chidambaram, Dureseti, 0I
Cho, Young, 0L
Choi, Jaeseung, 09, 13
Choi, Jung-Hoe, 09
Choi, Soo-Han, 18
Choi, Suhyeong, 0J
Choi, Yohan, 0L
Civay, D., 0R
Clark, Lawrence T., 0P
Cline, Brian, 0C
Crouse, Michael, 0H
Dai, Vito, 0B
Dam, Thuc, 09
de la Garza, Ernesto Gene, 0Q
Debacker, Peter, 0J, 0Y
Dehaene, Wim, 0G
Do, Munhoe, 09
Dong, Lisong, 17
Dong, YaoQi, 1E
Dosi, Ankita, 0P
Du, Chunshan, 11, 17, 1B, 1E
Dunn, Derren, 0H
Eastman, Eric, 0I
ElManhayy, Wael, 0S, 11, 1B
Fakhry, Moustaz, 0S
Falch, Bradley J., 1A
Fan, Minghui, 17
Fenger, Germain, 0B
Furnémont, Arnaud, 0G
Gennari, Frank E., 0S
Gerousis, Vassilios, 0F, 0Y
Goodwin, Francis, 0H
Green, Michael, 0L
Grönlund, Keith, 0H
Guha Neogi, Tuhin, 0Z, 12
Guo, Dailfeng, 0E
Gupta, Puneet, 0D
Gupta, Radhika, 16
Gutwin, Paul, 0F
Ham, Young, 0L
Hermann, Thomas, 0Z
Hong, Le, 0B
Hong, Sid, 11
Hsu, Stephen, 0H
Hu, Xinyi, 11, 1B, 1E
Huang, Lucas, 11, 1E
Huang, Yaodong, 0Q
Hui, Chiu Wing, 0Q, 14
Hurat, Philippe, 15
Hwang, Jaehee, 09
Hyun, Dajoon, 00
Ikenna, Rimon, 0M
Ishida, Tsutomu, 0U
Jain, Navneet, 0Z
Jean, Jinhyuck, 09
Jean, Joong-Won, 0S
Jha, C., 0Y
Ji, Mingchao, 1A
Jung, Jinwook, 06
Kabeel, Aliaa, 11
Kanazawa, Yuzi, 0U
Kang, Daekwon, 13
Kang, Hokyu, 0S
Kar, Gouri Sankar, 0G
Karageorgos, Ioannis, 0E
Katakamsetty, Ushasree, 0Q
Khaira, Gurdaman S., 0B
Kim, Jeong-Lim-Lim, 0S
Kim, Juhan, 0Z
Kim, Ryoung-Han, 0G, 0J, 0Y
Kimura, Taiki, 0A
Krishna K.V.V.S, Sai, 18
Kwan, Joe, 0S, 11, 1B
Kye, Jongwook, 0B, 10
Laffosse, E., 0R
Lai, Jun-Cheng, 15
Lai, Ya-Chieh, 0S, 0W, 0X, 15, 19, 1C, 1D, 1F
Lan, Andy, 0L
Lee, Dong Chan, 09
Lai, Ya-Chieh, 05, 0W, 0X, 15, 19, 1C, 1D, 1F
Lan, Andy, 0L
Lee, Dong Chan, 09
Ye, Jun, 13
Ye, Tianchun, 17, 1G
Yeh, Shin-Shing, 15
Yeric, Greg, 0C
Yu, Bei, 07
Yu, Shirui, 1B
Zeng, Jia, 10
Zhang, Chunlei, 1E
Zhang, Meili, 1B
Zhang, Recoo, 11, 17
Zhang, Yifan, 0W, 0X, 19, 1C, 1D, 1F
Zhao, Lijun, 1G
Zhu, Annie, 0X, 19, 1F
Zhu, Jun, 1A
Zhu, Xuelian, 0F
Zhu, Yu, 17
Zhuang, Linda, 0X, 19, 1F
Zou, Elaine, 11, 1E
Conference Committee

Symposium Chair

Bruce W. Smith, Rochester Institute of Technology (United States)

Symposium Co-Chair

Will Conley, Cymer, An ASML company (United States)

Conference Chair

Luigi Capodieci, KnotPrime Inc. (United States)

Conference Co-Chair

Jason P. Cain, Advanced Micro Devices, Inc. (United States)

Conference Program Committee

Robert Aitken, ARM Inc. (United States)
Fang-Cheng Chang, Cadence Design Systems, Inc. (United States)
Lifu Chang, Qualcomm Inc. (United States)
Neal V. Lafferty, Mentor Graphics Corporation (United States)
Lars W. Liebmann, GLOBALFOUNDRIES Inc. (United States)
Ru-Gun Liu, Taiwan Semiconductor Manufacturing Company Ltd. (Taiwan)
Mark E. Mason, Texas Instruments Inc. (United States)
Andrew R. Neureuther, University of California, Berkeley (United States)
Shigeki Nojima, Toshiba Corporation (Japan)
David Z. Pan, The University of Texas at Austin (United States)
Chui-Hong Park, SAMSUNG Electronics Company, Ltd. (Korea, Republic of)
Michael L. Rieger, Synopsys, Inc. (United States)
Vivek K. Singh, Intel Corporation (United States)
John L. Sturtevant, Mentor Graphics Corporation (United States)
Lynn T. Wang, GLOBALFOUNDRIES Inc. (United States)
Chi-Min Yuan, NXP Semiconductors (United States)

Session Chairs

1. Keynote Session
   Luigi Capodieci, KnotPrime Inc. (United States)
2 Physical Design Analytics and Machine Learning
Michael L. Rieger, Synopsys, Inc. (United States)
Vivek K. Singh, Intel Corporation (United States)

3 Design Interactions with Lithography: Joint Session with Conferences 10147 and 10148
Daniel Sarlette, Infineon Technologies Dresden (Germany)
Luigi Capodieci, KnotPrime Inc. (United States)

4 Directed Self-Assembly and Design Co-optimization
Neal V. Lafferty, Mentor Graphics Corporation (United States)
Lynn T. Wang, GLOBALFOUNDRIES Inc. (United States)

5 Design-Process-Technology-Co-optimization
Luigi Capodieci, KnotPrime Inc. (United States)
Jason P. Cain, Advanced Micro Devices, Inc. (United States)

6 Design Interactions with Metrology: Joint Session with Conferences 10148 and 10145
Jason P. Cain, Advanced Micro Devices, Inc. (United States)
John C. Robinson, KLA-Tencor Texas (United States)

7 Electrical Design for Manufacturability
Ru-Gun Liu, Taiwan Semiconductor Manufacturing Company Ltd. (Taiwan)
Robert Aitken, ARM Inc. (United States)

8 Methodologies for Design-Process-Technology-Co-optimization
Lars W. Liebmann, GLOBALFOUNDRIES Inc. (United States)