28 March 2017 Hotspots fixing flow in NTD process by using DTCO methodology at 10nm metal 1 layer
Author Affiliations +
Abstract
This paper proposes a novel hotspots fixing flow, in which design rule optimization and lithography RET solution are obtained simultaneously. This flow is most effective in the early development phase, and its methodology is rooted from design technology co-optimization (DTCO). Two layout files, corresponding to separate colors of a double-pattern layer (10nm node M1), are first generated by a pattern generator, and they meet no-stitching requirements and are design rule check (DRC) clean. Then, source, mask and design rule co-optimization is done with the layouts, and the design rules are optimized to remove hotspots and enable maximum lithography process window (PW). The mask optimization (MO) in combination with cost function manipulation and design rule optimization improve the robustness of initial design rule. The application of the methodology illustrates a friendly design rule and avoids later design rework.
© (2017) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Xiaojing Su, Xiaojing Su, Lisong Dong, Lisong Dong, Jiaxin Lin, Jiaxin Lin, Ying Chen, Ying Chen, Yayi Wei, Yayi Wei, Tianchun Ye, Tianchun Ye, Chunshan Du, Chunshan Du, Feng Shao, Feng Shao, Recco Zhang, Recco Zhang, Yu Zhu, Yu Zhu, Junjiang Lei, Junjiang Lei, Minghui Fan, Minghui Fan, } "Hotspots fixing flow in NTD process by using DTCO methodology at 10nm metal 1 layer", Proc. SPIE 10148, Design-Process-Technology Co-optimization for Manufacturability XI, 1014817 (28 March 2017); doi: 10.1117/12.2257786; https://doi.org/10.1117/12.2257786
PROCEEDINGS
12 PAGES


SHARE
RELATED CONTENT

Layer aware source mask target optimization
Proceedings of SPIE (March 14 2016)
Enhanced model-based OPC for 65 nm and below
Proceedings of SPIE (December 05 2004)
Lithography aware design optimization using ILT
Proceedings of SPIE (April 04 2011)
High-NA ArF lithography for 70-nm technologies
Proceedings of SPIE (July 29 2002)

Back to Top