21 March 2017 Guiding gate-etch process development using 3D surface reaction modeling for 7nm and beyond
Author Affiliations +
Abstract
Increasingly, advanced process nodes such as 7nm (N7) are fundamentally 3D and require stringent control of critical dimensions over high aspect ratio features. Process integration in these nodes requires a deep understanding of complex physical mechanisms to control critical dimensions from lithography through final etch. Polysilicon gate etch processes are critical steps in several device architectures for advanced nodes that rely on self-aligned patterning approaches to gate definition. These processes are required to meet several key metrics: (a) vertical etch profiles over high aspect ratios; (b) clean gate sidewalls free of etch process residue; (c) minimal erosion of liner oxide films protecting key architectural elements such as fins; and (e) residue free corners at gate interfaces with critical device elements. In this study, we explore how hybrid modeling approaches can be used to model a multi-step finFET polysilicon gate etch process. Initial parts of the patterning process through hardmask assembly are modeled using process emulation. Important aspects of gate definition are then modeled using a particle Monte Carlo (PMC) feature scale model that incorporates surface chemical reactions.1 When necessary, species and energy flux inputs to the PMC model are derived from simulations of the etch chamber. The modeled polysilicon gate etch process consists of several steps including a hard mask breakthrough step (BT), main feature etch steps (ME), and over-etch steps (OE) that control gate profiles at the gate fin interface. An additional constraint on this etch flow is that fin spacer oxides are left intact after final profile tuning steps. A natural optimization required from these processes is to maximize vertical gate profiles while minimizing erosion of fin spacer films.2
© (2017) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Derren Dunn, Derren Dunn, John R. Sporre, John R. Sporre, Vaibhav Deshpande, Vaibhav Deshpande, Mohamed Oulmane, Mohamed Oulmane, Ronald Gull, Ronald Gull, Peter Ventzek, Peter Ventzek, Alok Ranjan, Alok Ranjan, } "Guiding gate-etch process development using 3D surface reaction modeling for 7nm and beyond", Proc. SPIE 10149, Advanced Etch Technology for Nanopatterning VI, 101490Q (21 March 2017); doi: 10.1117/12.2271389; https://doi.org/10.1117/12.2271389
PROCEEDINGS
12 PAGES


SHARE
Back to Top