21 March 2017 The application of advanced pulsed plasma in Fin etch loading improvement
Author Affiliations +
Abstract
Following Moore’s law, integrated circuit requires scaling gate length to 14nm and beyond. To enable such gate-length scaling, finFETs have widely replaced planar metal-oxide-semiconductor field-effect transistors (MOSFETs) due to its special 3D structure could provide larger effective channel width and better short channel controllability. However, Fin critical dimension (CD) and profile variation between dense and ISO fin in a conventional etch process can introduce additional device degradation. Therefore, rigorous process loading control in reactive ion etch (RIE) becomes more critical. This paper mainly focused on self-aligned double patterning mandrel etch and fin etch by using advanced pulsed plasma to deliver a well-loading fin.
© (2017) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Fang-Yuan Xiao, Fang-Yuan Xiao, Qiu-Hua Han, Qiu-Hua Han, Hai-Yang Zhang, Hai-Yang Zhang, } "The application of advanced pulsed plasma in Fin etch loading improvement", Proc. SPIE 10149, Advanced Etch Technology for Nanopatterning VI, 101490Z (21 March 2017); doi: 10.1117/12.2266539; https://doi.org/10.1117/12.2266539
PROCEEDINGS
4 PAGES


SHARE
Back to Top