Paper
22 December 2016 Effect of interface traps parameters on admittance characteristics of the MIS (metal-insulator-semiconductor) tunnel structures
Jakub Jasiński, Andrzej Mazurak, Bogdan Majkusiak
Author Affiliations +
Proceedings Volume 10175, Electron Technology Conference 2016; 1017508 (2016) https://doi.org/10.1117/12.2261666
Event: Electron Technology Conference ELTE 2016, 2016, Wisla, Poland
Abstract
Interface traps density (Nit) and gate insulator thickness (tox) impact on MIS tunnel structure electrical characteristics is discussed in respect to bias voltage range corresponding to inversion in the semiconductor substrate region. Effect of Nit and tox on equilibrium and non-equilibrium operation regime of the device is presented. Different models of the small-signal response of interface traps are proposed and discussed in respect to several phenomena related to the traps charging and discharging processes. Presented analysis was performed for the MIS structures with the gate dielectric made of silicon dioxide (SiO2) and hafnium oxide (HfOx). The obtained results proved that the surface density of interface traps (Nit) and the insulator thickness (tox) have correlated impact on the transition between equilibrium and non-equilibrium operation of the MIS tunnel structures.
© (2016) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jakub Jasiński, Andrzej Mazurak, and Bogdan Majkusiak "Effect of interface traps parameters on admittance characteristics of the MIS (metal-insulator-semiconductor) tunnel structures", Proc. SPIE 10175, Electron Technology Conference 2016, 1017508 (22 December 2016); https://doi.org/10.1117/12.2261666
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Interfaces

Semiconductors

Dielectrics

Diodes

Promethium

Hybrid fiber optics

Samarium

RELATED CONTENT

HfO2/Pr2O3 gate dielectric stacks
Proceedings of SPIE (December 30 2016)
Charge trapping at the polymer metal oxide interface as a...
Proceedings of SPIE (September 17 2015)
PLD of high-k dielectric films on silicon
Proceedings of SPIE (October 08 2004)
Electrical Characterization Of MIS Interfaces
Proceedings of SPIE (June 26 1986)

Back to Top