30 May 2017 Equalizing Si photodetectors fabricated in standard CMOS processes
Author Affiliations +
This work presents a new continuous-time equalization approach to overcome the limited bandwidth of integrated CMOS photodetectors. It is based on a split-path topology that features completely decoupled controls for boosting and gain; this capability allows a better tuning of the equalizer in comparison with other architectures based on the degenerated differential pair, which is particularly helpful to achieve a proper calibration of the system. The equalizer is intended to enhance the bandwidth of CMOS standard n-well/p-bulk differential photodiodes (DPDs), which falls below 10MHz representing a bottleneck in fully integrated optoelectronic interfaces to fulfill the low-cost requirements of modern smart sensors. The proposed equalizer has been simulated in a 65nm CMOS process and biased with a single supply voltage of 1V, where the bandwidth of the DPD has been increased up to 3 GHz.
© (2017) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
E. Guerrero, E. Guerrero, J. Aguirre, J. Aguirre, C. Sánchez-Azqueta, C. Sánchez-Azqueta, G. Royo, G. Royo, C. Gimeno, C. Gimeno, S. Celma, S. Celma, } "Equalizing Si photodetectors fabricated in standard CMOS processes", Proc. SPIE 10249, Integrated Photonics: Materials, Devices, and Applications IV, 102490N (30 May 2017); doi: 10.1117/12.2264603; https://doi.org/10.1117/12.2264603

Back to Top