Lithography error budget

John Canning; Gilbert V. Shelden

doi:10.1117/12.177437

Translator Disclaimer

1 January 1994 Lithography error budget

Proceedings Volume 10273, 64-to 256-Megabit Reticle Generation: Technology Requirements and Approaches: A Critical Review; 1027304 (1994) https://doi.org/10.1117/12.177437
Event: 13th Annual BACUS Symposium on Photomask Technology and Management, 1993, Santa Clara, CA, United States

Abstract

As design rules shrink to meet the needs of advanced chips, the allocation of allowable errors between sources gets ever more critical. This paper will examine the error sources and budgets for current technologies and project the requirements for future 64 and 256 megabit generations.

The emphasis will be on overlay and critical dimension as a function of design rule generation for the photomask, the photolithographic process and the etching process.

Citation Download Citation

John Canning and Gilbert V. Shelden "Lithography error budget", Proc. SPIE 10273, 64-to 256-Megabit Reticle Generation: Technology Requirements and Approaches: A Critical Review, 1027304 (1 January 1994); https://doi.org/10.1117/12.177437

ACCESS THE FULL ARTICLE