Translator Disclaimer
3 November 1994 Tera ATM LAN testbed prototypes
Author Affiliations +
This paper documents the architecture and prototype development of the Tera ATM LAN project at Carnegie Mellon University. The Tera ATM LAN testbed connects hundreds of workstations in the Electrical and Computer Engineering Department via an ATM-based network. The Tera network architecture consists of multiple switched Ethernet clusters interconnected using an ATM switch that is optimized for LAN traffic. A switched Ethernet cluster consists of the MATER network interface, sixteen connected Ethernet networks and a single port of the ATM switch. The ATM switch is based on the CMU Tera architecture. The Tera architecture, optimized for local area networks, incorporates a scalable nonblocking switching element with hybrid cell queues. Cells are queued first in a global first-in first-out queue that is shared by all switch inputs and then in output queues that are dedicated to individual switch outputs. The shared input queue design is scalable since it is based on a Banyan network and N FIFO memories.
© (1994) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ronald P. Bianchini Jr. "Tera ATM LAN testbed prototypes", Proc. SPIE 10278, Defining the Global Information Infrastructure: Infrastructure, Systems, and Services: A Critical Review, 102780W (3 November 1994);


Quality-of-service renegotiations
Proceedings of SPIE (December 16 1998)
Tag-switching architecture: overview
Proceedings of SPIE (October 06 1997)
Implementation of virtual LANs over ATM WANs
Proceedings of SPIE (September 16 1998)
Architecture and performance of the stretch network
Proceedings of SPIE (September 29 1994)
ATM-based SMDS switch architecture and performance
Proceedings of SPIE (March 01 1992)

Back to Top