In this paper, we analyze the computational requirements of the key MPEG-2 decoding functions from the instruction level. We use a generic sequential processor model with a RISC-like instruction set to map the tight loop of the key functions to machine instructions. We then extend our processor model to instruction-level parallel (ILP) architectures and present the speed improvement of each key function on two different ILP features and as the degree of parallel processing is increased. |
ACCESS THE FULL ARTICLE
No SPIE Account? Create one
CITATIONS
Cited by 5 scholarly publications.
Detection and tracking algorithms
Video
Video processing
Process modeling
Parallel computing
Parallel processing