31 August 2017 Scalable maskless patterning of nanostructures using high-speed scanning probe arrays
Author Affiliations +
Abstract
Nanoscale patterning is the key process to manufacture important products such as semiconductor microprocessors and data storage devices. Many studies have shown that it has the potential to revolutionize the functions of a broad range of products for a wide variety of applications in energy, healthcare, civil, defense and security. However, tools for mass production of these devices usually cost tens of million dollars each and are only affordable to the established semiconductor industry. A new method, nominally known as "pattern-on-the- y", that involves scanning an array of optical or electrical probes at high speed to form nanostructures and offers a new low-cost approach for nanoscale additive patterning. In this paper, we report some progress on using this method to pattern self-assembled monolayers (SAMs) on silicon substrate. We also functionalize the substrate with gold nanoparticle based on the SAM to show the feasibility of preparing amphiphilic and multi-functional surfaces.
Conference Presentation
© (2017) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Chen Chen, Chen Chen, Meghana Akella, Meghana Akella, Zhidong Du, Zhidong Du, Liang Pan, Liang Pan, } "Scalable maskless patterning of nanostructures using high-speed scanning probe arrays", Proc. SPIE 10354, Nanoengineering: Fabrication, Properties, Optics, and Devices XIV, 103540E (31 August 2017); doi: 10.1117/12.2273546; https://doi.org/10.1117/12.2273546
PROCEEDINGS
4 PAGES + PRESENTATION

SHARE
Back to Top