19 September 2017 High-speed low-complexity video coding with EDiCTius: a DCT coding proposal for JPEG XS
Author Affiliations +
Abstract
In its 71th meeting, the JPEG committee issued a call for low complexity, high speed image coding, designed to address the needs of low-cost video-over-ip applications. As an answer to this call, Fraunhofer IIS and the Computing Center of the University of Stuttgart jointly developed an embedded DCT image codec requiring only minimal resources while maximizing throughput on FPGA and GPU implementations. Objective and subjective tests performed for the 73rd meeting confirmed its excellent performance and suitability for its purpose, and it was selected as one of the two key contributions for the development of a joined test model. In this paper, its authors describe the design principles of the codec, provide a high-level overview of the encoder and decoder chain and provide evaluation results on the test corpus selected by the JPEG committee.
Conference Presentation
© (2017) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Thomas Richter, Thomas Richter, Siegfried Fößel, Siegfried Fößel, Joachim Keinert, Joachim Keinert, Christian Scherl, Christian Scherl, } "High-speed low-complexity video coding with EDiCTius: a DCT coding proposal for JPEG XS", Proc. SPIE 10396, Applications of Digital Image Processing XL, 103960Q (19 September 2017); doi: 10.1117/12.2271203; https://doi.org/10.1117/12.2271203
PROCEEDINGS
9 PAGES + PRESENTATION

SHARE
RELATED CONTENT

A MPEG-4 encoder based on TMS320C6416
Proceedings of SPIE (August 21 2013)
Compressed video over ATM
Proceedings of SPIE (November 03 1994)
A New Coding Method For Low Bit-Rate Video Signals
Proceedings of SPIE (November 01 1989)

Back to Top