PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
This article is devoted to design of Mealy FSM with FPGAs using embedded memory blocks and look-up table elements. There is presented the state-of-the-art. The method is proposed for design of Mealy FSM logic circuit with embedded memory blocks based on encoding of collections of outputs and replacement of inputs. Example of design and research results are given.
Małgorzata Kołopieńczyk,Larysa Titarenko,Kamil Mielcarek, andAlexander Barkalov
"Reducing hardware in FPGA-based Mealy FSM", Proc. SPIE 10445, Photonics Applications in Astronomy, Communications, Industry, and High Energy Physics Experiments 2017, 104451G (7 August 2017); https://doi.org/10.1117/12.2280407
ACCESS THE FULL ARTICLE
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
The alert did not successfully save. Please try again later.
Małgorzata Kołopieńczyk, Larysa Titarenko, Kamil Mielcarek, Alexander Barkalov, "Reducing hardware in FPGA-based Mealy FSM," Proc. SPIE 10445, Photonics Applications in Astronomy, Communications, Industry, and High Energy Physics Experiments 2017, 104451G (7 August 2017); https://doi.org/10.1117/12.2280407