7 August 2017 Reducing hardware in FPGA-based Mealy FSM
Author Affiliations +
Proceedings Volume 10445, Photonics Applications in Astronomy, Communications, Industry, and High Energy Physics Experiments 2017; 104451G (2017) https://doi.org/10.1117/12.2280407
Event: Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2017, 2017, Wilga, Poland
Abstract
This article is devoted to design of Mealy FSM with FPGAs using embedded memory blocks and look-up table elements. There is presented the state-of-the-art. The method is proposed for design of Mealy FSM logic circuit with embedded memory blocks based on encoding of collections of outputs and replacement of inputs. Example of design and research results are given.
© (2017) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Małgorzata Kołopieńczyk, Małgorzata Kołopieńczyk, Larysa Titarenko, Larysa Titarenko, Kamil Mielcarek, Kamil Mielcarek, Alexander Barkalov, Alexander Barkalov, } "Reducing hardware in FPGA-based Mealy FSM", Proc. SPIE 10445, Photonics Applications in Astronomy, Communications, Industry, and High Energy Physics Experiments 2017, 104451G (7 August 2017); doi: 10.1117/12.2280407; https://doi.org/10.1117/12.2280407
PROCEEDINGS
12 PAGES


SHARE
RELATED CONTENT


Back to Top