Implementation of reversible gates in FPGA structure

Marek Pawłowski; Zbigniew Szymański

doi:10.1117/12.2280690

7 August 2017 Implementation of reversible gates in FPGA structure

Marek Pawłowski, Zbigniew Szymański

Proceedings Volume 10445, Photonics Applications in Astronomy, Communications, Industry, and High Energy Physics Experiments 2017; 104451I (2017) https://doi.org/10.1117/12.2280690
Event: Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2017, 2017, Wilga, Poland

Abstract

The paper presents reversible circuits modelling methods in the FPGA structures. Three different methods of reconfigurable reversible gate descriptions are proposed - a direct method of output calculation and two methods of composing the gate from Fredkin and Toffoli gates. The paper shows both 4-bit and 8-bit gates. Application of developed test bench verified the correctness of our designs. The presented descriptions can be used for modelling of complex elements used e.g. in cipher machines based on quantum algorithms.

Citation Download Citation

Marek Pawłowski and Zbigniew Szymański "Implementation of reversible gates in FPGA structure", Proc. SPIE 10445, Photonics Applications in Astronomy, Communications, Industry, and High Energy Physics Experiments 2017, 104451I (7 August 2017); https://doi.org/10.1117/12.2280690

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
11 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Field programmable gate arrays

Logic

RELATED CONTENT

Improved Mersenne Twister random number generator based on FPGA
Proceedings of SPIE (August 10 2023)

Maintaining trusted platform in a cyber-contested environment
Proceedings of SPIE (May 03 2018)

Development environment for configurable computing
Proceedings of SPIE (October 08 1998)

Solving graph problems with dynamic computation structures
Proceedings of SPIE (October 21 1996)

ESL flow for a hardware H.264 AVC decoder using TLM...
Proceedings of SPIE (May 28 2009)

Accelerating run-time reconfiguration on custom computing machines
Proceedings of SPIE (October 02 1998)

Reconfigurable image coprocessor for mathematical morphology
Proceedings of SPIE (February 27 1996)

Subscribe to Digital Library

Receive Erratum Email Alert

Keywords/Phrases

Search In:

Publication Years