7 August 2017 C code generation from Petri-net-based logic controller specification
Author Affiliations +
Proceedings Volume 10445, Photonics Applications in Astronomy, Communications, Industry, and High Energy Physics Experiments 2017; 1044525 (2017) https://doi.org/10.1117/12.2280959
Event: Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2017, 2017, Wilga, Poland
Abstract
The article focuses on programming of logic controllers. It is important that a programming code of a logic controller is executed flawlessly according to the primary specification. In the presented approach we generate C code for an AVR microcontroller from a rule-based logical model of a control process derived from a control interpreted Petri net. The same logical model is also used for formal verification of the specification by means of the model checking technique. The proposed rule-based logical model and formal rules of transformation ensure that the obtained implementation is consistent with the already verified specification. The approach is validated by practical experiments.
© (2017) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Michał Grobelny, Michał Grobelny, Iwona Grobelna, Iwona Grobelna, Andrei Karatkevich, Andrei Karatkevich, } "C code generation from Petri-net-based logic controller specification", Proc. SPIE 10445, Photonics Applications in Astronomy, Communications, Industry, and High Energy Physics Experiments 2017, 1044525 (7 August 2017); doi: 10.1117/12.2280959; https://doi.org/10.1117/12.2280959
PROCEEDINGS
6 PAGES


SHARE
RELATED CONTENT

Tethered Forth system for FPGA applications
Proceedings of SPIE (October 25 2013)
Embedded system in FPGA-based LLRF controller for FLASH
Proceedings of SPIE (October 12 2006)
Implementation of a simple DAVIC server using Orbix
Proceedings of SPIE (September 30 1996)
Fiber Optic Network Design Expert System
Proceedings of SPIE (May 11 1987)
System Verilog modelling of FIR filters
Proceedings of SPIE (April 26 2006)

Back to Top