7 August 2017 Evaluation of FPGA to PC feedback loop
Author Affiliations +
Proceedings Volume 10445, Photonics Applications in Astronomy, Communications, Industry, and High Energy Physics Experiments 2017; 104454B (2017) https://doi.org/10.1117/12.2280947
Event: Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2017, 2017, Wilga, Poland
Abstract
The paper presents the evaluation study of the performance of the data transmission subsystem which can be used in High Energy Physics (HEP) and other High-Performance Computing (HPC) systems. The test environment consisted of Xilinx Artix-7 FPGA and server-grade PC connected via the PCIe 4xGen2 bus. The DMA engine was based on the Xilinx DMA for PCI Express Subsystem1 controlled by the modified Xilinx XDMA kernel driver.2 The research is focused on the influence of the system configuration on achievable throughput and latency of data transfer.
© (2017) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Pawel Linczuk, Pawel Linczuk, Wojciech M. Zabolotny, Wojciech M. Zabolotny, Andrzej Wojenski, Andrzej Wojenski, Rafal D. Krawczyk, Rafal D. Krawczyk, Krzysztof T. Pozniak, Krzysztof T. Pozniak, Maryna Chernyshova, Maryna Chernyshova, Tomasz Czarski, Tomasz Czarski, Michal Gaska, Michal Gaska, Grzegorz Kasprowicz, Grzegorz Kasprowicz, Ewa Kowalska-Strzeciwilk, Ewa Kowalska-Strzeciwilk, Karol Malinowski, Karol Malinowski, } "Evaluation of FPGA to PC feedback loop", Proc. SPIE 10445, Photonics Applications in Astronomy, Communications, Industry, and High Energy Physics Experiments 2017, 104454B (7 August 2017); doi: 10.1117/12.2280947; https://doi.org/10.1117/12.2280947
PROCEEDINGS
6 PAGES


SHARE
RELATED CONTENT


Back to Top