CONFERENCE PROCEEDINGS
Advanced Search
Home > Proceedings > Volume 10458 > Article
Paper
24 October 2017 Latency estimation and optimization for DSP blocks in high level synthesis stage
Xiuhai Cui, Datong Liu, Yu Peng, Xiyuan Peng
Author Affiliations +
Proceedings Volume 10458, AOPC 2017: 3D Measurement Technology for Intelligent Manufacturing; 104581S (2017) https://doi.org/10.1117/12.2285812
Event: Applied Optics and Photonics China (AOPC2017), 2017, Beijing, China
Abstract
The DSP blocks on modern FPGAs are highly capable and support a variety of different multiplication operation. High level synthesis is one of the important DSP block development tools. the tool needs accurate estimation latency of the DSP block application circuit in order to produce good design solutions while converts the C++ code to Verilog code. Especially DSP blocks have pipeline structure, the latency estimation is more important. We propose a machine learning method which can accurate estimation minimum latency of DSP block multiplication application circuit in high level synthesis. The experiments show that the proposed approach is more accurate than Vivado-Hls to estimate the latency of DSP block application circuit. Sometimes the same clock frequency, using the method of this paper, the DSP application circuit can save 50% latency than the Vivado HLS tool.
© (2017) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Citation Download Citation
Xiuhai Cui, Datong Liu, Yu Peng, and Xiyuan Peng "Latency estimation and optimization for DSP blocks in high level synthesis stage", Proc. SPIE 10458, AOPC 2017: 3D Measurement Technology for Intelligent Manufacturing, 104581S (24 October 2017); https://doi.org/10.1117/12.2285812
ACCESS THE FULL ARTICLE
ORGANIZATIONAL
Sign in with credentials provided by your organization.
INSTITUTIONAL
Select your institution to access the SPIE Digital Library.
SELECT YOUR INSTITUTION
PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
PERSONAL SIGN IN
No SPIE Account? Create one
PURCHASE THIS CONTENT
SUBSCRIBE TO DIGITAL LIBRARY
50 downloads per 1-year subscription
Members: $195
Non-members: $335 ADD TO CART
25 downloads per 1 - year subscription
Members: $145
Non-members: $250 ADD TO CART
PURCHASE SINGLE ARTICLE
Includes PDF, HTML & Video, when available
Members: $17.00
Non-members: $21.00 ADD TO CART
PROCEEDINGS
 6 PAGES
DOWNLOAD PAPER SAVE TO MY LIBRARY
GET CITATION
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Field programmable gate arrays
Machine learning
RELATED CONTENT
Subscribe to Digital Library
Receive Erratum Email Alert
Back to Top