The Artix-7, Kintex-7, and Virtex-7 are selected to do experiments. Each of them includes -1, -2, -2l, and -3 different speed grade. The experiments show the delay estimation accuracy score is more than 92% with the TLED method. This result shows that the TLED method is a feasible delay assessment method, especially in the high-level synthesis stage of FPGA tool, which is an efficient and effective delay assessment method.
ACCESS THE FULL ARTICLE
Xiuhai Cui, Datong Liu, Yu Peng, Xiyuan Peng, "Estimating the circuit delay of FPGA with a transfer learning method," Proc. SPIE 10458, AOPC 2017: 3D Measurement Technology for Intelligent Manufacturing, 104581U (24 October 2017);