Translator Disclaimer
17 May 1989 Memoryless Bit-Serial Processing Element For Highly Parallel Computing
Author Affiliations +
Proceedings Volume 1058, High Speed Computing II; (1989)
Event: OE/LASE '89, 1989, Los Angeles, CA, United States
Simple bit-serial processors are useful in the construction of highly parallel computing architectures where thousands of individual processors may be combined to create very powerful machines. Conventional bit-serial processors are limited by several factors including a von Neumann bottleneck associated with their local memory segment, limited speed of each processor, and very high control bandwidth requirements. The memoryless Bit-Serial Pipeline (BISEP) processing element replaces the conventional local memory segment with a parallel pipeline structure through which data is piped in systolic fashion. In addition to overcoming some of the conventional processor's limitations, the BISEP architecture has higher performance then conventional processors in many applications and is more easily fabricated with some silicon technologies such as gate arrays.
© (1989) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Bill Wehner "Memoryless Bit-Serial Processing Element For Highly Parallel Computing", Proc. SPIE 1058, High Speed Computing II, (17 May 1989);

Back to Top